Department of Electrical Engineering

Information TSTE12

---

Goal description Lectures Literature Laborations Project Handin tasks

---

Goal Description

After finishing the course, the student should understand or get an insight into ...

• methods and tools to design and implement digital electronic systems in VLSI/ULSI technology,
• design methodology
• applications from digital signal processing (real time systems) with high performance requirements and low power consumption
• the project model LIPS, which is used in subsequent courses

---

Note that the participants both must carry out the laboration tasks and handins, as well as carry out a smaller project in order to get a pass on the course!!

---

Course Literature:

• K. L. Short, VHDL for Engineers, Prentice Hall, ISBN 978-0-13-142478-4
• C. Krysander and T Svensson, Project model LIPS, Studentlitteratur, ISBN 978-91-44-07526-6
• Additional papers or material will be available on the web.

Examples of alternative books (may miss some aspects covered in the course, but still be interresting) are

• S. Sjoholm and L. Lindh, VHDL for Designers, Prentice Hall, ISBN 0-13-473414-9
• J. R. Armstrong and F. G. Gray, VHDL Design, Representation and Synthesis, 2nd ed., Prentice Hall, ISBN 0-13-021670-4
• Z. Navabi, VHDL Analysis and Modelling of Digital Systems, 2nd ed., McGraw Hill, ISBN 0-07-046479-0
• W. Wolf, FPGA-Based System Design, Prentice Hall, ISBN 0-13-142461-0
• M. Zwolinski, Digital System Design with VHDL, 2nd ed., Prentice Hall, ISBN 0-13-039985-X

---

Lectures

Lectures are given on site. Copies of the slides will be available on the course lectures webpage before the start of each lecture.

Lecturer

Kent Palmkvist,2nd floor, B-corridor, between entrance 25 and 27 in the B-building. Phone: 281347. Email: kent.palmkvist@liu.se

---

Laborations

Laborations are carried out in the computer labs, and these occasions can be used to either practice programming VHDL or solving laboration tasks. Handin questions will be given to test the understanding and skill of VHDL.

Lab task solving shall be carried out in groups consisting of one or two persons each . The tasks consists of designing and implementing simple applications and to test these on hardware.

NOTE! Laboration task 1 result must be accepted no later than 6 September 2023 at 21.00 for Y, D and ED program students and no later than 13 September 2023 at 21.00 for all other students. This is required in order to be allowed to participate in the project.

No lab results will be checked from 14 September until 20 October 2023 for Y, D and ED progeram students and from 21 September until 20 October 2023 for all other students. This time should instead be used for the project task.

Laboration supervisors

Kent Palmkvist, 2nd floor, B-corridor, between entrance 25 and 27 in the B-building. Phone: 281347. Email: kent.palmkvist@liu.se
Olov Andersson, 2nd floor, B-corridor, between entrance 25 and 27 in the B-building. Phone: 282658. Email: olov.andersson@liu.se

---

Project

The course contains a smaller project. The groups will be randomly selected (Y, D, and ED together) and contain between 4 and 6 persons. The project will be carried out according to the LIPS project management model, and is finished with a demonstration at the end of the course.

Participation in the project is only allowed if laboration 1 has been completed no later than 6 September 2023 at 21.00 for Y, D and ED students, and no later than 13 September 2023 at 21.00 for all other students!

---

Handin tasks

Handin tasks will be given at three ocassions. These contains both theory and coding questions. The handins must be solved individually. For those failing to reach the required number of accepted answers will a fourth set of questions be available.