

2023-10-09 2

Agenda

- Microprocessor structures and programming
- Assembly language
- C-language low level programming



Practical issues

- Project presentation no later than 27/10
- \bullet I have not checked exams, may require an earlier date if exams 27/10
- Two sessions
 - 2-3 groups/session
- 1 group presents while others are acting as audience, then swap
- 20 minutes for each group, including demo
- Projector, DE2-board, screen, keyboard, speakers available in presentation room.

TSTE12 Design of Digital Systems, Lecture 12

Microprocessor usage

- Suitable for complex programming
 - User interfaces
 - Complex state machine behavior
- Standard components
- Longer response time
 - Responses in range of us, ms, or more
- High resource utilization
 - ALU, registers etc.
- Sequential processing

2023-10-09 3

2023-10-09

4

2023-10-09 5

TSTE12 Design of Digital Systems, Lecture 12 Why leave microprogrammed structures

- Assembly language simplifies programming
 - No need to understand all small details
 - Lot of timing issues hidden
- Smaller memory footprint than microprogrammed
 - Previous microprogrammed example: long sequence of event for loading register value
 - Many control bits never used at the same time


TSTE12 Design of Digital Systems, Lecture 12

2023-10-09 6

Why leave microprogrammed structures, cont.

- Increase reuse
 - Architecture of processor may change while keeping the assembly language format
 - Example: 8086->80386->pentium->core2->i7
 - Sometimes binary compatible
 - Compilers of high-level languages
 - C/C++, JAVA, Python, Perl,....





```
TSTE12 Design of Digital Systems, Lecture 12
```

2023-10-09 8

General Microprocessor Structure

- Similar to microprogrammed structure
- Program information stored in memory
 - Shared with data contents
- Program counter
 - Point to next instruction to execute
- Instruction Register
 - Current executed instruction (not visible to programmer)



2023-10-09 9

Programmer model

- General Purpose Registers
 - Single or multiple registers
- Special purpose registers
 - Program counter (PC, point to next instruction to execute)
 - Stack pointer (SP, temporary space + return adresses)
 - Index registers (addressing modes, pointers)
 - Flag register (indicate result properties from operations, e.g. plus, zero)
- Memory space
 - Read or write to memory cells
 - Some addresses does not have memory cells

TSTE12 Design of Digital Systems, Lecture 12

2023-10-09 10

Microprocessor behavior

- Fetch
 - Read Program instruction from memory (pointed to by program counter (PC) register)
- Decode
 - Determine what to happen, create control signals, fetch register values
- Execute
 - Update register values, move data to/from memory, arithmetic/logic operations, jumps, M



2023-10-09 11

Assembly level programming

- Describe each instruction used to implement behavior
 - Work on internal registers and/or memory cells
- Platform dependent
 - Each processor family have their own instruction set
 - Many models of the same CPU family share instruction set (e.g., 8086 core i7)
- Maximum detail (compared to C etc.)


TSTE12 Design of Digital Systems, Lecture 12

Instruction types

- Memory access
 - Includes I/O input and output
 - Support various addressing modes
- Arithmetic and logic
 - Modify/calculate register values
 - Include shift and rotate
- Register transfer
 - Move values between registers



2023-10-09 12



2023-10-09 14

Adressing modes

- Immediate
 - Data in instruction itself, e.g. movia r1,0x12
- Direct
 - Address defined in instruction, e.g ldw r1,0x1234
- Indirect
 - Register contains address to use, e.g. ldw r1,0(r2)
- Indexed
 - Address plus offset, e.g. ldw r1,0x1324(r2)



Assembly program example					
• Calculate the sum of products	movia r3, BVE movia r4, N ldw r4, 0(r4) add r5, r0, r0 LOOP: ldw r6, 0(r2) ldw r7, 0(r3) mul r8, r6, r7 add r5, r5, r8 addi r2, r2, 4 addi r3, r3, 4 subi r4, r4, 1 bgt r4, r0, LO	ECTOR /* Register r2 is a pointer to vector A */ ECTOR /* Register r3 is a pointer to vector B */ /* Register r4 is used as the counter for loop iterations */ /* Register r5 is used to accumulate the product */ /* Load the next element of vector A */ /* Load the next element of vector B */ /* Compute the product of next pair of elements */ /* Add to the sum */ /* Increment the pointer to vector A */ /* Increment the pointer to vector B */ /* Decrement the counter */			
	N: .word AVECTOR: .word BVECTOR: .word DOT_PRODUCT: .skip 4	6 /* Specify the number of elements */ 5, 3, -6 , 19, 8, 12 /* Specify the elements of vector A */ 2, 14, -3 , 2, -5 , 36 /* Specify the elements of vector B */			

2023-10-09 15

TSTE12 Design of Digital Systemeters	ems, Lecture 12			2023-10-09 16
Assemb	ly res		e Snios_macros.s"	
	5 0000 34008000	_start:	movia r2, AVECTOR	/* Register r2 is a pointer to vector A */
	5 04008010 6 0008 3400C000 6 0400C018		movia r3, BVECTOR	/* Register r3 is a pointer to vector B */
 Translate 	7 0010 34000001 7 04000021		movia r4, N	
	0 0010 17000001		ldw r4, 0(r4) add r5, r0, r0	<pre>/* Register r4 is used as the counter for loop iterations ' /* Register r5 is used to accumulate the product */</pre>
instruction	LO 0020 17008011 L1 0024 1700C019	LOOP:	ldw r6, 0(r2) ldw r7, 0(r3)	/* Load the next element of vector A */ /* Load the next element of vector B */
to binary 1	12 0028 3A38D131 13 002c 3A880B2A		mul r8, r6, r7 add r5, r5, r8	/* Compute the product of next pair of elements */ /* Add to the sum */
form ¹	L4 0030 04018010 L5 0034 0401C018		addi r2, r2, 4 addi r3, r3, 4	/* Increment the pointer to vector A */ /* Increment the pointer to vector B */
	L6 0038 C4FF3F21 L7 003c 16F83F01		subi r4, r4, 1 bgt r4, r0, LOOP	/* Decrement the counter */ /* Loop again if not finished */
	L8 0040 15004001 L9 0044 06FF3F00	STOP:	stw r5, DOT_PRODUCT(r0) br STOP	/* Store the result in memory */
value in 2	20 21	N:		
1 2	22 0048 06000000 23	.word AVECTOR		/* Specify the number of elements */
2	24 004c 05000000 24 03000000	.word	5, 3, -6, 19, 8, 12	/* Specify the elements of vector A */
memory 2	24 FAFFFFF 24 13000000 24 08000000			
adross 2	25 26 0064 02000000	BVECTOR		/* Specify the elements of vector B */
2	26 0E000000 26 FDFFFFF	·word	2, 14, 3, 2, 3, 30	, specify the crements of vector b ,
2	26 02000000 26 FBFFFFF			
2	27 28 007c 00000000	DOT_PRO		
		Ť		

2023-10-09 17

2023-10-09 18

Program flow

TSTE12 Design of Digital Systems, Lecture 12


- Very similar to microcode
 - Single sequential execution of instructions
 - Branch/jump used to implement loops, conditional statements
- Subroutines implements function calls
 - Subroutine call saves next instructions location before jump to subroutine
 - At end of subroutine restore PC to make jump back to instruction after subroutine call

TSTE12 Design of Digital Systems, Lecture 12

Interrupts

- Give response without polling/checking continuously
- Interrupt sequence due to external event
 - Timer, I/O, Illegal instruction, etc.
- Interrupt routine at predefined location in memory
- Sequence being interrupted must not notice interrupt
 - Save processor state, and restore after completed interrupt routine
 - Similar to a subroutine call, but without any instruction making the call





2023-10-09 20

C-level programming, cont.

- Registers in the processor not directly accessible
 - Compiler decides where to put variables (registers, memory etc.)
- Simple constructs may be translated into long sequences of assembly code
- Less control of code
- Possible to mix with assembly language



TSTE12 Design of Digital Systems	s, Lecture 12	2023-10-09 21				
I/O example						
-	t port for switches nory address, read value directly					
Parallel outp	ut port for LED					
- Write to a register	#define SWITCHES_BASE_ADDRESS 0x10000010 #define LEDR_BASE_ADDRESS 0x10001000					
driving the LEDs	int main(void) {					
Pointers	<pre>int * red_leds = (int *) LEDR_BASE_ADDRESS; volatile int * switches = (int *) SWITCHES_BASE_ADDRESS; while(1)</pre>	/* red_leds is a pointer to the LEDRs */ /* switches point to toggle switches */				
used to reference	{ *(red_leds) = *(switches); } return 0;	/* Red LEDR[k] is set equal to SW[k] */				
memory	}					

2023-10-09 22

Additional subjects

- Floating point calculations and hardware
- Caches
- Virtual memory
-



