

Agenda

- Practical issues
- Hardware description
 - FPGA
- HDL based design

2022-09-15

2

2022-09-15 3

TSTE12 Deadlines Y,D,ED

- Final version of design sketch and project plan this week
 - Show implementation ideas, show sequence of implementation and task partitioning between group members
- Weekly meetings should start
 - Internal weekly meeting with transcript sent to supervisor
- Lab 2 results will be checked after the project ends

TSTE12 Design of Digital Systems, Lecture 8

2022-09-15 4

TSTE12 Deadlines MELE, erasmus

- Final requirement specification this week
- Wednesday 21 September 21.00: Lab 2 soft deadline
 - Lab 2 results will be checked after project completed



2022-09-15 5

2022-09-15

6

Handin (homework), Individual!

- 1st handin deadline Monday 19 September 23:30
- Use only plan text editor (emacs, vi, modelsim or similar) for code entry.
- Solve tasks INDIVIDUALLY
- Submit answers using Lisam assignment function
 - 4 different submissions for code, one for each code task
 - 1 submission for all theory question answers
- Use a special terminal window when working with handins

module load TSTE12; TSTE12handin

TSTE12 Design of Digital Systems, Lecture 8

Hardware overview


- Detailed description of Hardware
- Standard parts
 - TTL (SSI, MSI LSI)
 - Memories, microprocessors, I/O
- ASIC (Application Specific Integrated Circuit)
 - Integrated circuit that has been produced for a specific application and (often) produced in small numbers
 - Memories and microprocessors are general application devices



2022-09-15 7

ASIC technologies

- May use different technologies for ASIC: PLD, Gate array, FPGA, Standard cell, custom. ASIC is however limited to Standard cell and gate array. Custom design is also used.
- CMOS switch. Power consumption: $P \sim CV^2 f$
 - Use low power supply, reduce clock, reduce area
- Transistor channel length (old measure of chip manufacturing process) shorter than 0.01 um (so called 5 nm used today, e.g. TSMC N5 process in Ryzen 7000 series CPUs, 4 nm in Apple A16 Bionic in Iphone 14)




TSTE12 Design of Digital Systems, Lecture 8 2022-09-15 9 Standard cell Transistor placement and • metal layers unique for each design, needs to be to pow manufactured VSS VDD VSS VDD Limited number of layout • cell types (Cell library) Cells already characterized Slow manufacture metal ower cell (month) metal1 rows of standard cells


TSTE12 Design of Digital Systems, Lecture 8


Full custom layout

- Full custom
 - Individual placement and scaling of transistors
 - Full control of wires and connections _
 - Maximum control, maximum effort _
- Complete freedom to place and route transistors
 - Not limited to existing logic style/library
 - Slow manufacture (months)
 - Higher performance than standard cells
- Requires more testing (simulation)

2022-09-15 10








FPGA building blocks

- CLB/Logic Element
 - Different name in different manufacturers designs
 - In many cases are they based on lookup tables (i.e., no simple gates, instead more advanced functions) => less need for routing channels (that are expensive). Lookup table can be viewed as a small RAM or a MUX with fixed inputs.

- Trade off between big lookup tables and utilization. Optimal around 4-6 bits address.
- Often a flip-flop included in the CLB/LE




2022-09-15 15




TSTE12 Design of Digital Systems, Lecture 8





- Support multiple I/O standards
 - 3.3V, 1.8V, 1.2V etc.
 - Differential
- Flipflops located close to pin
 - Reduce delays due to routing signal to pin
- Different drive strength



LINKÖPING UNIVERSITY








Programming of FPGA

- Two types: reprogrammable or one-time programmable
- Control a CMOS-switch using a RAM/EPROM/EEPROM-cell. The CMOS switch is slow (compared to the alternative)
- The alternative is fuse/Antifuse (burn together two wires by using high voltage)

2022-09-15 20



2022-09-15 21

Important aspects

- Speed of the switched (impedance, capacitans). Many switches in series ruins the performance
- Reprogrammable? Needs any design changes to be done?
- Volatile designs? What happens at power failure? How is the design put into the chip? How long delay from power on to working design?
- Area of the switches? Needs many switches?

TSTE12 Design of Digital Systems, Lecture 8

2022-09-15 22

no

yes

large

large

average

Antifuse EPROM EEPROM/FLASH

no

yes

small

large

large

Technology comparison table

Re-programmable

R (routing nets)

Volatile

C

Chip area

- Most common
 - SRAM
 - EEPROM/FLASH
- Xilinx/Altera
 - SRAM/EEPROM
- Actel
 - Antifuse
 - Do also create classic FPGA (SRAM/EEPROM based)
- SRAM based FPGA usually support automatic configuration from serial flash memory at power-on

SRAM

no

no

small

small

small

yes

yes

large

large

large

2022-09-15 23

How to configure the FPGA

- Non-volatile technology
 FLASH, EEPROM, PROM, etc.
- External programmer
 - Software on PC to program device
- External ROM/FLASH
 - Standard FLASH
 - Serial FLASH
- Embedded microcontroller
 - Boot application configures FPGA
 - Not possible if flash needed for CPU operation

TSTE12 Design of Digital Systems, Lecture 8

2022-09-15 24

FPGA configuration, cont.

- Large volumes may use non-programmable devices based on $\ensuremath{\mathsf{FPGA}}$
 - Resynthesize: may give different behavior
 - Strip FPGA: Remove configuration logic



TSTE12 Design of Digital Systems, Lecture 8 FPGA hardware options • Multipliers DSP blocks - Multiply-ackumulate - Common operation in DSP - High precision (> 20 bits) Optimized I/O support - Differential signaling - Low swing/current steering

TSTE12 Design of Digital Systems, Lecture 8

FPGA hardware options, cont.

- Clock circuits
 - Phase locked loops (PLL), Delay locked loops (DLL)
 - Clock tree distribution
- Serializer/deserializer •
 - Support modern PC bus standards such as PCI Express
 - Dedicated block to send/recieve high speed (> Gbit/s) serial data
 - Reduce number of I/O pins



2022-09-15 25

2022-09-15 27

FPGA hardware options, cont.

- A/D and D/A converters
- Memory units
- CPU
 - e.g., physical powerpc or ARM core inside FPGA
 - Usually combined with external memory interfaces and CPU-based I/O support (e.g. wired ethernet, SD-card reader etc.)
- Alternative to dedicated CPU hardware: soft cpu
 - VHDL design of a processor
 - Allows for modification of processor structure

TSTE12 Design of Digital Systems, Lecture 8

ASIC vs FPGA

- ASIC have a large NRE cost
 - Non-Recurring Engineering cost, price of 1st unit
- FPGA have large per unit cost
- · Selection of technology depend on
 - Performance requirements
 - Number of units
 - Time to market



2022-09-15 29

HDL based design

- Structured design using HDL
- FSM descriptions


LINKÖPING UNIVERSITY


TSTE12 Design of Digital Systems, Lecture 8

2022-09-15 30

Example: Combination logic

- Binary comparison. Compare two two-bit words
 - GE: Greater or equal
 - LE: Less or equal
 - E: Equal
 - G: Greater
 - L: Less





```
TSTE12 Design of Digital Systems, Lecture 8
```

2022-09-15 32

Descriptions, CASE statement


• One multiplexer for each output	architecture MUX of COM is begin process(N1,N0,M1,M0)	when "1000" => GE <= '1' after D; LE <= '0' after D; E <= '0' after D; C <= '1' after D; LE <= '0' after D;
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	E <= '0' after D; G <= '1' after D; L <= '0' after D; when "0101" => GE <= '1' after D; LE <= '1' after D; E <= '1' after D; G <= '0' after D; L <= '0' after D; when "0110" => GE <= '0' after D; LE <= '1' after D; E <= '0' after D; G <= '0' after D; L <= '1' after D; when "0111" => GE <= '0' after D; LE <= '1' after D;	E <= '0' after D; G <= '1' after D; L <= '0' after D; When "1001" => GE <= '1' after D; LE <= '0' after D; When "1010" => GE <= '1' after D; L <= '0' after D; When "1010" => GE <= '1' after D; L <= '1' after D; E <= '1' after D; G <= '0' after D; L <= '1' after D; When "1011" => GE <= '0' after D; L <= '1' after D; When "1010" => GE <= '0' after D; L <= '1' after D; When "100" => GE <= '1' after D; L <= '1' after D; E <= '0' after D; G <= '0' after D; L <= '0' after D; E <= '0' after D; G <= '1' after D; L <= '0' after D; E <= '0' after D; G <= '1' after D; L <= '0' after D; E <= '0' after D; G <= '1' after D; L <= '0' after D; E <= '0' after D; G <= '1' after D; L <= '0' after D; When "1110" => GE <= '1' after D; L <= '0' after D; When "1110" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; When "1111" => GE <= '1' after D; L <= '0' after D; Set <= '1' afte
		·

TSTE12 Design of Digital Systems, Lecture 8	2022-09-15 33
Descriptions, improved	CASE architecture MUX3 of COM is begin
 Remove one variable in the selection of the case statement 	process (N1, N0, M1, M0) begin case N1&N0&M1 is when "000" => GE <= not M0 after D; LE <= '1' after D; E <= not M0 after D; G <= '0' after D; L <= M0 after D; when "001" => GE <= '0' after D; LE <= '1' after D; E <= '0' after D; G <= '0' after D; L <= '1' after D;
 Use the removed variable as output value or its inverse 	when "010" => GE <= '1' after D; LE <= M0 after D; E <= M0 after D; G <= not M0 after D; L <= '0' after D; when "011" => GE <= '0' after D; LE <= '1' after D; E <= '0' after D; G <= '0' after D; L <= '1' after D; when "100" => GE <= '1' after D; LE <= '0' after D; E <= '0' after D; G <= '1' after D; LE <= '0' after D;
 More variables can be removed 	when "101" => GE <= not M0 after D; LE <= '1' after D; E <= not M0 after D; G <= '0' after D; L <= M0 after D; when "110" => GE <= '1' after D; LE <= '0' after D; E <= '0' after D; G <= '1' after D; L <= '0' after D;
 Increase logic in front of multiplexer 	when "111" => GE <= '1' after D; LE <= M0 after D; E <= M0 after D; G <= not M0 after D; L <= '0' after D; end case; end process; end MUX3;

2022-09-15 34

Hardware, improved Case statement

- One mux plus inverter
- Every output have its own multiplexer (same as for nonimproved case statement)



2022-09-15 20
2022-09-16 20
Partitioning
Rewrite expressions, sharing common subexpression
E = GE AND LE
G = GE AND NOT LE
L = LE AND NOT GE
That is, two expressions followed by simple generation of E, G, and L
Designer makes logic synthesis instead of tool
Synthesis tool may still modify description

2022-09-15 36

TSTE12 Design of Digital Systems, Lecture 8

Two-level logic

- Many different choices
- Can be described as structure

```
architecture POSDF of COM is

signal Z1,Z0: BIT;

begin

Z1 <= (not N0 or M1 or M0) and (not N1 or M1) and

(not N1 or not N0 or M0);

Z0 <= (N1 or N0 or not M0) and (N1 or not M1) and

(N0 or not M1 or not M0);

LE <= Z1 after D;

GE <= Z0 after D;

E <= Z1 and Z0 after D;

G <= Z0 and not Z1 after D;

L <= Z1 and not Z0 after D;

end POSDF;
```



Structural descri architecture TWO_LEVEL_OR_AND of COM is signal Z10,Z11,Z12,Z00,Z01,Z02: BIT; signal NOBAR,NIBAR,MOBAR,MIBAR: BIT; signal 20,Z1,Z0NOT,ZINOT: BIT; component NOT2G generic (D: TIME); port (i: in BIT; O: out BIT); end component; for all: NOT2G use entity NOT2(BEHAVIOR); component AND2G generic (D: TIME); port (11, 12: in BIT; O: out BIT); end component; for all: AND2G use entity AND2(BEHAVIOR); component AND2G generic (D: TIME); end component; for all: AND2G use entity AND2(BEHAVIOR); component AND3G generic (D: TIME);	begin C1: NOT2G generic map (2 ns) port map (NO, NOBAR); C2: NOT2G generic map (2 ns) port map (N1, N1BAR); C3: NOT2G generic map (2 ns) port map (M0, M0BAR); C4: NOT2G generic map (2 ns) port map (M1, M1BAR); C5: OR3G generic map (2 ns) port map (N0BAR, M1, M0, Z10);	C10:OR2G generic map (2 ns) port map (N1, M1BAR, Z01); C11:OR3G generic map (2 ns) port map (N0, M1BAR, M0BAR, Z02); C12:AND3G generic map (2 ns) port map (200, Z01, Z02, Z0); C13:NOT2G generic map (2 ns) port map (21, Z1NOT); C14:NOT2G generic map (2 ns) port map (20, Z0NOT); C15:AND2G
port(1,1,2,13: in BIT; O: out BIT); end component OR2G generic (D: TIME); port(1,1,2: in BIT; O: out BIT); end component; for all: OR2G use entity OR2(BEHAVIOR); component OR3G generic (D: TIME); port (1,1,2,13: in BIT; O: out BIT); end component; for all: OR3G use entity OR3(BEHAVIOR); component WIREG port (1: In BIT; O: out BIT); end component; for all: OR3G use entity OR3(BEHAVIOR); component WIREG port (1: In BIT; O: out BIT); end component; for all: WIREG use entity WIRE(BEHAVIOR);	C6: OR2G generic map (2 ns) port map (NIBAR, M1, Z11); C7: OR3G generic map (2 ns) port map (NIBAR, N0BAR, M0, Z12); C8: AND3G generic map (2 ns) port map (210, Z11, Z12, Z1); C9: OR3G generic map (2 ns) port map (N1, N0, M0BAR, Z00);	generic map (2 ns) port map (20, Z1, E); C16:AND2G generic map (2 ns) port map (20, Z1NOT, G); C17:AND2G generic map (2 ns) port map (Z1, Z0NOT, L); C18:WIREG port map (Z0, GE); C19: WIREG port map (Z1, LE); end TWO_LEVEL_OR_AND;

TSTE12 Design of Digital Systems, Lecture 8	2022-09-15 38
Finite state machi	nes (FSM)
 Example: serial/parallel conversion A indicates start of data Output Z only during one clock 	
$\begin{array}{c c} R & & & & \\ A & & & \\ D & & & \\ CLK & & & \\ \end{array} STOP & & & \\ D & & & \\ \end{array} DONE$	CLK
entity STOP is port (R, A, D, CLK: in BIT; Z: out BIT_VECTOR(3 downto 0); DONE: out BIT);	D DONE
end STOP;	Z[4]

<page-header><page-header><page-header><section-header><list-item><list-item><list-item><list-item>

TSTE12 Design of Digital Systems, Lecture 8

FSM Design, cont.

- Second: Create a state diagram. Good start is reset-state S0.
 - S1: First data on D, Done=0, Z unspecified
 - S2: Second data on D, Done =0, Z unspecified
 - S3: Third data on D, Done = 0, Z unspecified
 - S4: Fourth data on D, Done = 0, Z unspecified
 - S5: Output on Z, Done= 1
 - In S5 can A also be 1 (indicating new data)
 - Next clock cycle must take care data, i.e., use S1 without passing through S0 $\,$




2022-09-15 41

2022-09-15 42

FSM state diagram

• Some tools can translate state diagram automatically to VHDL (e.g., HDL Designer)




TSTE12 Design of Digital Systems, Lecture 8

Alternate desription

- Transition list
 - Textual description of the FSM
 - Useful for large state diagrams
 - Graphs become hard to understand when number of states increase
 - Possible to cope with complexity by use of hierarchy

Current State	t Transition Expression	Next State	Data Transfers	Output
S0	R+A	S0	None	DONE=0, Z unspecified
S0	R&A	S1		
S1	R	S2	Store bit 1	tore bit 1 DONE=0, Z unspecified
S1	R	S0		
:	:	:	:	:
S5	R&A	S1	None	DONE=1, Z=parallel data out
S5	R + A	S0		





2022-09-15 44

TSTE12 Design of Digital Systems, Lecture 8

State machine partitioning

- State machines partitioned into multiple processes
 - Updating (clocked), i.e., the state register
 - Next state calculation
 - Output calculation
- May find different combinations of these
 - Single process
 - Two processes (nextstate + output, state update)
 - Three processes (nextstate, output, state update)
- Multiple processes to avoid creating Mealy instead of Moore machine

LINKÖPING UNIVERSITY

2022-09-15 45

State assignment

- States are not coded in VHDL
 - Use enumeration
 - Allows synthesis tools do a better work
 - Powerful computer algorithms usually find better state assignment
 - Possible to control state minimisation and assignment in synthesis tool
 - E.g. one-hot encoding may be more suitable in same cases

TSTE12 Design of Digital Systems, Lecture 8

2022-09-15 46

Alternative description: table based

- Small statemachine, one input X and one output Z
- Code the state table as an array with nextstate and output

```
entity TWO_CONSECUTIVE is
 port(CLK,R,X: in BIT; Z: out BIT);
end TWO_CONSECUTIVE;
                                                                               begin
                                                                                 process(R,X,CLK,FSM_STATE)
architecture FSM of TWO CONSECUTIVE is
 type STATE is (S0.S1.S2)
                                                                                begin
 signal FSM_STATE: STATE := S0;
                                                                                  if R = '0' then -- Reset
 type TRANSITION is record
                                                                                   FSM_STATE <= S0;
  OUTPUT: BIT;
                                                                                  elsif CLK'EVENT and CLK ='1' then -- Clock event
  NEXT_STATE: STATE;
                                                                                   FSM_STATE <= STATE_TRANS(FSM_STATE,X).NEXT_STATE;
                                                                                  end if:
 end record:
 type TRANSITION MATRIX is array(STATE, BIT) of TRANSITION;
                                                                                  if FSM_STATE'EVENT or X'EVENT then -- Output Function
 constant STATE_TRANS: TRANSITION_MATRIX :=
                                                                                   Z <= STATE_TRANS(FSM_STATE,X).OUTPUT;
  \begin{array}{l} ({\rm S0}=>('0'=>('\bar{0}',{\rm S1}),\, '1'=>('0',{\rm S2})),\\ {\rm S1}=>('0'=>('1',{\rm S1}),\, '1'=>('0',{\rm S2})),\\ {\rm S2}=>('0'=>('0',{\rm S1}),\, '1'=>('1',{\rm S2}))); \end{array}
                                                                                  end if;
                                                                                end process;
                                                                               end FSM:
```



