

# Agenda

- Practical issues
- Algorithm level design
  - Larger models
  - Time multiplexing
- RTL level models
  - Control units
- Gate level models

2022-09-12

2022-09-12 3

# TSTE12 Deadlines Y,D,ED

- Initial version design sketch and project plan tuesday 13 September
- Weekly meetings should start
  - Internal weekly meeting with transcript sent to supervisor
- Lab 2 soft deadline Wednesday 14 September at 21.00
  - Lab 2 results will be checked after project end

TSTE12 Design of Digital Systems, Lecture 07

2022-09-12 4

## TSTE12 Deadlines MELE, erasmus

- First project meeting no later than today Monday 12 September
- Tuesday 13 September: First version of requirement specification
- Wednesday 14 September 21.00: Lab 1 deadline
  - Pass required to be allowed continued project participation



2022-09-12 5

2022-09-12

6

# Handin (homework), Individual!

- 1<sup>st</sup> handin published today Monday 12 September
  - Deadline Monday 19 September 23:30
- Use only plan text editor (emacs, vi, modelsim or similar) for code entry.
- Solve tasks INDIVIDUALLY
- Submit answers using Lisam assignment function
  - 4 different submissions for code, one for each code task
  - 1 submission for all theory question answers
- Use a special terminal window when working with handins


module load TSTE12 ; TSTE12handin

TSTE12 Design of Digital Systems, Lecture 07

# Algorithm level design

- Focus on functions at high abstraction level
  - Subsystems
  - Algorithms to use
- Ignore timing, datapaths etc.





```
TSTE12 Design of Digital Systems, Lecture 07
```

#### 2022-09-12

8

#### Bigger system example, cont.

- DATA BUS driven by all modules
  - Requires a resolution function
  - Preset to ZZZ to get a useful value (X will always give X)
  - Note this is done in the entity! Reason: inout => Driver on the entity

Simple RAN	l model
<ul> <li>Use of MVL4 =&gt; use drive and sense functions</li> </ul>	<pre>architecture SIMPLE of RAM is begin MEM: process (CS,RD,WRITE) type MEMORY is array(0 to 31) of MVL4_VECTOR(7 downto 0) variable MEM: MEMORY:= (others =&gt; (others =&gt; '0')); begin if CS = '1' then</pre>

TSTE12 Design of Digital Systems, Lecture 07

2022-09-12 10

## Bigger example, cont.

- The RAM-model uses an aggregate to initialize all elements to zero
- ADD and Store is a form of a state machine
  - Go through a sequence step by step
  - Execute some function in each step
  - Each step ends in a wait
- Divide system into datapath and control
- Clock generation as earlier (loop with run)

Bigger example, co	ont.
CON: process variable DATA_REG: MVL4_VECTOR(7 downto 0); begin if RESET = '1' thenCS0 DATA <= "ZZZZZZZZ"after DIS_DEL;	DATA_REG := ADD8(SENSE(DATA,'1'),DATA_REG); READ <= '0'after CON_DEL; MEMEN <= '0'after CON_DEL;CS4 wait for CLK_PER;
<pre>end if; wait on DAV until DAV = '1'; EN &lt;= '1' after CON_DEL;CS1 wait for CLK_PER;</pre>	DATA <= DRIVE(DATA_REG) after DO_DEL; WRITE <= '1'after CON_DEL; MEMEN <= '1'after CON_DEL;CS5 wait on WACK until WACK ='1';
EN <= '0' after CON_DEL; DATA_REG := SENSE(DATA,'1');CS2 wait for CLK_PER;	WRITE <= '0'after CON_DEL; MEMEN <= '0'after CON_DEL;CS6 DATA <= "ZZZZZZZZ" after DIS_DEL; wait for CLK PER;
<pre>MADDR &lt;= DADDR after MA_DEL; MEMEN &lt;= '1' after CON_DEL;CS3 READ &lt;= '1' after CON_DEL; wait on RACK until RACK ='1';</pre>	end process CON;


2022-09-12 12

TSTE12 Design of Digital Systems, Lecture 07

#### Control state machine

- Hardware aspects on the control machine
  - Wait can not be used in synthesis
  - Use a manual direct translation technique
- One-hot encoding
  - Simple and straight forward
  - Suitable for FPGA implementation
  - Low complexity decoding of state





# Control step classes

- Automatic increase
  - From step  $c_i$  to  $c_{i+1}$  after some time
- Handshake
  - Wait for DAV, CS1 => EN = 1, Buffer resets DAV when EN = 1
- Asynchronous stepping
  - CS3 to CS4: Wait for external RACK edge, RACK may be shorter than 1 clock period!

2022-09-12 14

LINKÖPING UNIVERSITY

2022-09-12 15

## Hardware vs Behavioral model


- Important to have same behavior of hardware and VHDL model
- Reset behavior is different
  - The model only checks for reset in CS0
  - Hardware checked reset everywhere
  - Different behavior between model and HW! Bad.
  - Add reset check in every control step

TSTE12 Design of Digital Systems, Lecture 07

2022-09-12 16

# Why single clock domainn

- Reset problems
  - Even single clock domain should synchronize asynchronous reset inputs
  - Must guarantee that whole circuit releases from reset at the same time
- Communication problems
  - Possible race between data and clock
  - Metastability



Control branching usi	ng multiple
architecture TWO of WAIT_STEPS is signal TRIGGERB,TRIGGERBA, TRIGGERC,TRIGGERCA: DOT1 := '0'; signal SINT: RINTEGER register; begin	B: process begin SINT <= null; wait on TRIGGERB; SINT <= 2;Step 2 wait for CLK_DEL; SINT <= 3;Step 3 wait for CLK_DEL; SINT <= null; TRIGGERBA <= not(TRIGGERBA);
A: process begin SINT <= null; wait on RUN,TRIGGERBA,TRIGGERCA until RUN = '1'; SINT <= 0;Step 0 wait for CLK_DEL; SINT <= 1;Step 1 wait for CLK_DEL; SINT <= null; if X = '1' then TRIGGERB <= not(TRIGGERB); else TRIGGERC <= not(TRIGGERC); end if:	end process B; C: process begin SINT <= null; wait on TRIGGERC; SINT <= 4;Step 4 wait for CLK_DEL; SINT <= 5;Step 5 wait for CLK_DEL; SINT <= null; TRIGGERCA <= not(TRIGGERCA); end process C; S <= SINT;
end process A;	end TWO:

2022-09-12 19

# Time multiplexing

- Problem: Multiple processes driving one signal
  - Multiple drivers (one for each process)
  - Want to enable separate drivers at non-overlapping intervals
  - Assigned signal value should keep the value even after driver enable removed (memory function)
  - Use signal type containing a resolution function
- Remember: This is NOT for synthesis


TSTE12 Design of Digital Systems, Lecture 07


2022-09-12 20


# Time Multiplexing, non-working

- Two-phase clock
  - One pulse each alternating
- Resolved output signal Z
  - Allows multiple assignment
- Problem
  - Z = 'X' when PH\_TWO assign '1'
  - Assignment from PH\_ONE will not turn off
  - Each driver always outputs last assigned value

```
entity TIME_MUX is
generic(DEL1,DEL2: TIME);
 port(PHASE_ONE,PHASE_TWO: in MVL4;
   Ž: out DOTX := '0');
end TIME MUX;
architecture PROCESS_IF_0 of TIME_MUX is
begin
 PH_ONE:process(PHASE_ONE)
 begin
 if PHASE_ONE = '1' then
   Z \le 0' after DEL1;
  end if;
 end process;
 PH TWO:process(PHASE TWO)='1')
 begin
  if PHASE TWO = '1' then
   Z \le '1' after DEL2;
  end if;
 end PH_TWO;
end PROCESS IF 0;
```








2022-09-12 24

TSTE12 Design of Digital Systems, Lecture 07

# Register transfer level (RTL)

- At this level can the following aspects be analysed
  - Compare timing between different units at register level
    - Delay in subfunctions, etc.
  - Resource allocation
    - Number of buses, registers, processing elements etc.
  - Scheduling (when to perform an operation)
  - Control structure (e.g., microcoded control units)
  - Bus design





2022-09-12 26


## Behavioral vs Dataflow, cont.

- Dataflow model
  - More signals (many for communication)
  - Operations are registers, multiplexes, or arithmetic/logic operations
  - Global decoding using signals D00 to D11
  - Corresponds to a data flow graph









2022-09-12 31

# Microcoded control unit

#### Advantages

- Easy to create a generic design
- Only ROM contents needs to be replaced
- Easy to change existing design
- Short design time (low design cost)
- May use compiler to create ROM contents
- Drawbacks
  - Slower in many cases (ROM must be read)
    - Only Moore type of controllers
  - Small controllers are more expensive due to extra register and ROM
  - Must be designed for worst case regarding required features

TSTE12 Design of Digital Systems, Lecture 07

2022-09-12 32

Ρſ

ADDER

MDR

MAR

MEMORY

Zir

∛∖in

ZN

MDRou

PCin

< COME

MDRin

MARin


READ

WRITE

Cin BUS E

## Microcoded control unit, example

- Controller for an extremly small RISC processor
  - 4 register (PC, R, MDR, MIR)
  - 1 subtraction unit
  - Some multiplexers and busses
  - Use the same add unit both for instruction operation and PC update
  - Cost: 9 clock cycles per instruction
- Only one instruction: subtract with branch on negative result
  - 3 byte instruction
    - 1st operand address, 2nd operand address, branch address



2022-09-12 34

# Control with two jumps, microcoded

- All control steps described in a ROM table
- Easy to understand
- Easy to redesign

----The microinstructions ROM ----ROM: process(C)
type SQ\_ARRAY is array(0 to 8,0 to 8) of BIT;
construct NEW. GO\_APD24

0 1 2 3 4 5 6 7 8 COLUMN MDR_OUT,MAR_IN,N_IN,R_IN,PC_IN,ZEND,C_IN,WRITE,NNEND micins (('0', '1', '0', '0', '0', '1', '0', '0',	constan	t MEM	: SQ_ARRA	Y:=			
<pre>(('0', '1', '0', '0', '0', '1', '0', '0',</pre>	0	1	2 _ 3	4	5	67	8 COLUMN
<pre>('1', '1', '0', '0', '0', '0', '0', '0',</pre>	MDR_OUT,M	AR_IN	,N_IN,R_IN	PC_IN,	ZEND, C	IN, WRITE	NNEND, micins
<pre>('1', '0', '0', '1', '0', '0', '0', '0',</pre>	(('0',	'1',	'0', '0',	'O',	'1',	'0', '0',	'0'),0
<pre>('0', '1', '0', '0', '1', '0', '1', '0', '0</pre>	('1',	'1',	'0', '0',	'0',	'0',	'0', '0',	'0'),1
<pre>('0', '1', '0', '0', '1', '0', '1', '0', '0</pre>	('1',	'0',	'0', '1',	'O',	'O',	'0', '0',	'0'),2
<pre>('1', '0', '1', '0', '0', '0', '1', '1',</pre>							
<pre>('0', '1', '0', '0', '1', '0', '1', '0', '0</pre>	('1',	'1',	'0', '0',	'0',	'0',	'0', '0',	'0'),4
<pre>('0', '0', '0', '1', '0', '1', '0', '1', '0', '1'),7 ('1', '0', '0', '0', '1', '0', '0', '0',</pre>	('1',	'0',	'1', '0',	'O',	'O',	'1', '1',	'0'),5
<pre>('1', '0', '0', '1', '0', '0', '0', '0'));8 begin MDR_OUT &lt;= MEM(INTVAL(C),0) after ROM_DEL; MAR_IN &lt;= MEM(INTVAL(C),1) after ROM_DEL; N_IN &lt;= MEM(INTVAL(C),2) after ROM_DEL; R_IN &lt;= MEM(INTVAL(C),3) after ROM_DEL; PC_IN &lt;= MEM(INTVAL(C),4) after ROM_DEL; ZEND &lt;= MEM(INTVAL(C),5) after ROM_DEL;</pre>	('0',	'1',	'0', '0',	'1',	'O',	'1', '0',	'0'),6
<pre>begin MDR_OUT &lt;= MEM(INTVAL(C),0) after ROM_DEL; MAR_IN &lt;= MEM(INTVAL(C),1) after ROM_DEL; N_IN &lt;= MEM(INTVAL(C),2) after ROM_DEL; R_IN &lt;= MEM(INTVAL(C),3) after ROM_DEL; PC_IN &lt;= MEM(INTVAL(C),4) after ROM_DEL; ZEND &lt;= MEM(INTVAL(C),5) after ROM_DEL;</pre>	('0',	'0',	'0', '0',	'1',	'0',	'1', '0',	'1'),7
MDR_OUT <= MEM(INTVAL(C),0) after ROM_DEL; MAR_IN <= MEM(INTVAL(C),1) after ROM_DEL; N_IN <= MEM(INTVAL(C),2) after ROM_DEL; R_IN <= MEM(INTVAL(C),3) after ROM_DEL; PC_IN <= MEM(INTVAL(C),4) after ROM_DEL; ZEND <= MEM(INTVAL(C),5) after ROM_DEL;	('1',	'0',	'0', '0',	'1',	'O',	'0', '0',	'0'));8
<pre>MAR_IN &lt;= MEM(INTVAL(C),1) after ROM_DEL; N_IN &lt;= MEM(INTVAL(C),2) after ROM_DEL; R_IN &lt;= MEM(INTVAL(C),3) after ROM_DEL; PC_IN &lt;= MEM(INTVAL(C),4) after ROM_DEL; ZEND &lt;= MEM(INTVAL(C),5) after ROM_DEL;</pre>	begin						
N_IN <= MEM(INTVAL(C),2) after ROM_DEL; R_IN <= MEM(INTVAL(C),3) after ROM_DEL; PC_IN <= MEM(INTVAL(C),4) after ROM_DEL; ZEND <= MEM(INTVAL(C),5) after ROM_DEL;	MDR_OUT	<=	MEM (INTVA	AL(C),0)	after	r ROM_DEL;	
R_IN <= MEM(INTVAL(C),3) after ROM_DEL; PC_IN <= MEM(INTVAL(C),4) after ROM_DEL; ZEND <= MEM(INTVAL(C),5) after ROM_DEL;	MAR_IN	<=	MEM (INTVA	AL(C),1)	after	r ROM_DEL;	
<pre>PC_IN &lt;= MEM(INTVAL(C),4) after ROM_DEL; ZEND &lt;= MEM(INTVAL(C),5) after ROM_DEL;</pre>	N_IN	<=	MEM(INTVA	AL(C),2)	after	r ROM_DEL;	
ZEND <= MEM(INTVAL(C),5) after ROM_DEL;	R_IN	<=	MEM (INTVA	AL(C),3)	after	r ROM_DEL;	
· · · · · · · · · · · · · · · · · · ·	PC_IN	<=	MEM (INTVA	AL(C),4)	after	r ROM_DEL;	
	ZEND	<=	MEM (INTVA	AL(C),5)	after	r ROM_DEL;	
<pre>C_IN &lt;= MEM(INTVAL(C),6) after ROM_DEL;</pre>	C_IN	<=	MEM (INTVA	AL(C),6)	after	r ROM_DEL;	
<pre>WRITE &lt;= MEM(INTVAL(C),7) after ROM_DEL;</pre>	WRITE	<=	MEM (INTVA	AL(C),7)	after	r ROM_DEL;	
<pre>NNEND &lt;= MEM(INTVAL(C),8) after ROM_DEL;</pre>	NNEND	<=	MEM (INTVA	AL(C),8)	after	r ROM_DEL;	
end process ROM;	end proces	ss RON	4;				

LINKÖPING UNIVERSITY

2022-09-12 35 TSTE12 Design of Digital Systems, Lecture 07 **URISC** controller, Mealy --Hard Wired Control Unit --Decoder -First Stage Decoding --First Stage Decoding ST0 <= not C(2) and not C(1) and not C(0) after AND\_DEL; ST1 <= not C(2) and not C(1) and C(0) after AND\_DEL; ST2 <= not C(2) and C(1) and not C(0) after AND\_DEL; ST3 <= not C(2) and C(1) and C(0) after AND\_DEL; ST4 <= C(2) and not C(1) and C(0) after AND\_DEL; ST5 <= C(2) and not C(1) and C(0) after AND\_DEL; ST6 <= C(2) and C(1) and not C(0) after AND\_DEL; ST6 <= C(2) and C(1) and not C(0) after AND\_DEL; Inclear sequence Hard to modify Faster ST7 <= C(2) and C(1) and C(0) after AND\_DEL; --Second Stage Decoding ST07 <= ST0 or ST7 after OR\_DEL; ST25 <= ST2 or ST5 after OR DEL; ST36 <= ST3 or ST6 after OR DEL; ST57 <= ST5 or ST7 after OR\_DEL; ST78 <= ST7 or C(3) after OR\_DEL; --Control Signals PC\_OUT <= (ST07 or ST36) and not C(3) after (OR\_DEL + AND\_DEL); C IN <= ST36 or ST57 after OR DEL; C\_IN <= ST36 or ST78 after OR\_DEL; MAR\_IN <= not(ST25 or ST78) after (OR\_DEL + INV\_DEL); MDR\_OUT <=not PC\_OUT after INV\_DEL;</pre> READ <= MAR\_IN; COMP <= ST5; N\_IN <= ST5; MDR\_IN <= ST5; WRITE <= ST5; R\_IN <= ST2; ZIN <= ST0; ZEND <=ST0;</pre> NNEND <= ST7; 

TSTE12 Design of Digital Systems, Lecture 07

2022-09-12 36

#### More on microcoded controllers

- Lecture 11 will cover more details on microcoded controller structures
  - Introduces also lab 3
- Lab 3 includes an example of a microcoded controller structure
  - Controller used to control a user interface and a datapath
  - Y and D program students have seen this approach in computer technology courses
    - Used there for creating machine instruction implementations



# Gate level simulation

- All designs will eventually reach the gate level
- Need accuracy to allow check of timing requirements
  - Setup time on flip-flops
  - Clock signals
  - Races, hazards
  - Glitch example (inverter + and with rising edge input)
- Models must be efficient
  - Large number of gates
  - Slow simulation due to accuracy
    - Still much faster than spice simulation

TSTE12 Design of Digital Systems, Lecture 07

2022-09-12 38

## How accurate can a gate model be?

• Example: 2 input OR-gate


Entity OR2 IS Port (I1, I2 : in bit; O : out bit); END OR2; Architecture DELTA\_DEL of OR2 IS BEGIN O <= I1 OR I2; END DELTA\_DEL; Architecture FIXED\_DEL OF OR2 IS BEGIN O <= I1 OR I2 after 3 ns; END FIXED\_DEL;

#### ENTITY OR2G IS

Generic (DEL: TIME)M Port (I1, I2 : in bit; O : out bit); END OR2G; Architecture GNR\_DEL of OR2G IS BEGIN O <= I1 OR I2 after DEL; END GNR\_DEL;

## Model accuracy

- Models are better and better, but not good enough
  - Multiple timing models required
  - typical delay, max, min
- Want single model, only changing one constant
  - Timing\_CONTROL
  - Set one constant to define type of timing (min, max, typical)



2022-09-12 39

2022-09-12 41

2022-09-12 42

# Additional timing details

- Timing is asymmetric
  - Different rise and fall times
  - Needs modeling

entity OR2GV is generic(TPLH,TPHL: TIME); port(I1,I2: in BIT; O: out BIT); end OR2GV;

architecture VAR\_DEL of OR2GV is begin process(I1,I2) variable OR\_NEW,OR\_OLD:BIT; begin OR\_NEW := I1 or I2; if OR\_NEW = '1' and OR\_OLD = '0' then O <= OR\_NEW after TPLH; elsif OR\_NEW = '0' and OR\_OLD = '1' then O <= OR\_NEW after TPHL; end if; OR\_OLD := OR\_NEW; end process; end VAR\_DEL;

TSTE12 Design of Digital Systems, Lecture 07


# Load dependency

- Every attached gate input slows the output speed
  - Large fan-out
  - Load is gate dependent
    - Number of transistor gates connected
    - Size of transistors on input gate
- · Each connection corresponds to a small delay
  - Model each individual input wire delay
  - Gate delay included in output wire delay
- Not good enough still
  - Delay depends on edge slope, temperature, etc.

2022-09-12 43

#### Common model used in synopsis library compiler

- $D_{TOTAL} = D_I + D_S + D_T + D_C$
- $D_I$  = Intrinsic delay inherent in gate and independent of where/how it is used
- $D_s$  = Slope delay caused by ramp time of the input signal
- +  $D_T$  Transition delay caused by loading of the output pin (approx  $R_{driver}$  ( $C_{wire}+C_{pin}$ ))
- $D_{\rm C}$  Connect media delay to an input pin (wire delay).



2022-09-12 45

2022-09-12 46

# **Back** annotation

TSTE12 Design of Digital Systems, Lecture 07

- The process of abstraction
  - adding more details to a high level model by analyzing a lower abstraction level model
  - Example: Layout information used to generate timing information in a gate netlist
- Standardized way: SDF
  - Add timing info from layout to gate level
  - Useful for general timing requirements and properties)
  - Delays module path, device, interconnect, and port

TSTE12 Design of Digital Systems, Lecture 07

# SDF file format

- Timing checks: setup, hold, recovery, removal, skew, width, period, and no change
- Timing constraints: path, skew, period, sum, and diff
- Each trippel defines min, typical, and max delay
  - One for positive edge
  - One for negative edge

(CELL
(CELLTYPE "DFF")
(INSTANCE top/b/c)
(DELAY
(ABSOLUTE
(IOPATH (posedge clk) q (2:3:4) (5:6:7))
(PORT clr (2:3:4) (5:6:7))
)
(TIMINGCHECK
(SETUPHOLD d (posedge clk) (3:4:5) (-1:-1:-1))
(WIDTH clk (4.4:7.5:11.3))
)
)

## SDF File format, cont.

- Design/instance-specific or type/library-specific data
- Timing environment:
- intended operating timing environment
- Scaling, environmental, and technology parameters
- Incremental delay builds on the previous models timing by adding/subtracting timing information
- Absolute replaces timing information

TSTE12 Design of Digital Systems, Lecture 07

2022-09-12 48

# Gate models of increasing complexity

- Creating accurate library models is time consuming
- Delay, timechecks etc. can be done in many different ways
- A standard has evolved that defines what parameters to use
  - Simplifies back annotation
  - Allows for accelerated models (hard-coded)



\_

VITAL models of gates	5
• Three parts: Input delay, Functional and Path delay	BEHAVIOR SECTION VITALBehavior : process (A_ipd, B_ipd, C_ipd, D_ipd) functionality results VARIABLE Results: STD_LOGIC_VECTOR(1 to 1):=(others => ALIAS Y_zd : STD_LOGIC is Results(1); output glitch detection variables VARIABLE Y_GlitchData : VitalGlitchDataType; begin
<pre>library IEEE; use IEEE.VITAL_Primitives.all; library LIBVUOF; use LIBVUOF.VTABLES.all; architecture VITAL of ONAND is attribute VITAL_IEVEL1 of VITAL : architecture is TRUE; SIGNAL A_ipd : STD_ULOGIC := 'X'; SIGNAL C_ipd : STD_ULOGIC := 'X'; SIGNAL D_ipd : STD_ULOGIC := 'X'; begin  INPUT PATH DELAYS WireDelay : block begin vitalWireDelay (A_ipd, A, tipd_A); vitalWireDelay (D_ipd, D, tipd_D); vitalWireDelay (D_ipd, D, tipd_D); end block;</pre>	<pre> Functionality Section Y_zd := (NOT ((D_ipd) AND ((B_ipd) OR (A_ipd) OR C_ipd)  Path Delay Section VitalPathDelay01 ( OutSignal =&gt; Y, GlitchData =&gt; Y_GlitchData, OutSignalName =&gt; "Y", OutTemp =&gt; Y_zd, Paths =&gt; (0 =&gt; (A_ipd'last_event, tpd_A_Y, TRUE), 1 =&gt; (B_ipd'last_event, tpd_B_Y, TRUE), 2 =&gt; (C_ipd'last_event, tpd_D_Y, TRUE), 3 =&gt; (D_ipd'last_event, tpd_D_Y, TRUE)), Mode =&gt; OnDetect, Xon =&gt; Xon, MsgOn =&gt; MsgOn, MsgSeverity =&gt; WARNING); end VITAL;</pre>

TSTE12 Design of Digital Systems, Lecture 07

2022-09-12 50

#### Detection of timing errors

- Input path delay: Transport delay dependent on previous value and wire delay
- Functional part. Boolean expression or lookup tables for fast simulation
- Path delay: output delay, glitch handling
- Models often includes error detection
  - Short spikes, short setup/hold timing etc.
  - Unacceptable values (Z or X)
  - Unacceptable input combinations (both set and reset active on SR flipflop)

