

Agenda

- Practical issues
 - Handins
 - Audio codec function and interface
- High abstraction level modelling

2022-09-09

2

TSTE12 Deadlines Y,D,ED

- Final version of Requirement specification today 9 September
- Initial version design sketch and project plan tuesday 13 September
 - Design sketch (proper document) describe block structure and functions
 - Project plan describe activities (what, who and when)
- Weekly meetings should start
 - Internal weekly meeting with transcript sent to supervisor
- Lab 2 soft deadline Wednesday 14 September at 21.00
 - Lab 2 results will be checked after project end

TSTE12 Design of Digital Systems, Lecture 6

2022-09-09 4

TSTE12 Deadlines MELE, erasmus

- First project meeting no later than Monday 12 September
- Tuesday 13 September: First version of requirement specification
- Wednesday 14 September 21.00: Lab 1 deadline
 - Pass required to be allowed continued project participation



2022-09-09 5

Handin (homework), Individual!

- 1st handin deadline Monday 19 September
 - Available on web from Monday 12 September
- Submit answers using Lisam assignment function (individual work!!!)
- Theory question answers entered direct as text (see assignments on web)
- Use your own home directory for code answer testing (Not lab group directory)
 - Use ~/TSTE12/
- Use a special terminal window when working with handins module load TSTE12 ; TSTE12handin

TSTE12 Design of Digital Systems, Lecture 6

2022-09-09 6

Individual handin task, cont.

- Create handin code answers using a plain text editor
 - emacs, vim, or the built-in editor in modelsim
 - See in the tutorial how start and use modelsim
- Upload the answers of the coding tasks onto Lisam (TSTE12 course room submission)
- Remember to compile and simulate the design
 - Will use source code for checking handin results
- Do not use handin directory for anything else but handin code and answers you make yourself!

2022-09-09 7

2022-09-09

8

Individual handin, cont.

- Hand-ins are **individual** work!
 - Ask me if there are questions about the handin
- Hand-ins are checked automatically (using scripts)
 - Make sure all names and types are correct in code answers
 - Datatype bit is **not** the same as std_logic!
 - Test your code! Do not assume that you have written correct code.
 - NOTE: Do NOT use hdl-designer (do not start the software using TSTE12lab or TSTE12proj)
 - See modelsim tutorial on exercise page
 - www.isy.liu.se/edu/kurs/TSTE12/kursmaterial

TSTE12 Design of Digital Systems, Lecture 6

DE2-115 board components

- Audio codec used to input/output analog audio signal
- Codec function
 - Codec can be used in multiple configurations
 - Contains clock generators, A/D, D/A and filters
 - Loopback, volume control
- Codec configuration
 - Default configuration defined in documentation



Individual
DE2-115 FPGA default design
DE2-115 loads a default design at power on
Microprocessor design running
Check switches SW3 downto SW0 to select what to do with the SRAM contents and Codec init
Infinite loop: read switches, update LEDs, updates 7-segment display.
Help text shown on VGA screen
Default design is not the standard design described in the DE2-115 user manual
Do not depend on power-on defaults

		VCC33 VCC33
• Codec confi	gurea using an I2C bus	R2 R3
• General stru	ıcture	I2C SCLK
- Multichip k	ous (all chips connect to the same pins)	I2C_SDAT
• Pullup		I2C ADDRESS READ IS 0x34 GND I2C ADDRESS WRITE IS 0x35
- Only assign	n 'Z' or '0' on pins	
- Pullup will not sink th	translate 'Z' to '1' if other chips does at pin	<u>un</u> %
- Values do r	not change immediately	Ş

2022-09-09 9



Numeric calculations

- Bit-vectors (and std_logic_vectors) does not directly correspond to a value
 - "1011" could mean 11 in decimal (unsigned), or -5 in decimal (2's complement)
- Datatypes are included in supporting packages to enable arithmetic on bit-vectors

2022-09-09

12

- ieee.numeric_bit.all
- ieee.numeric_std.all
- Must use defined types signed or unsigned to allow calculations
 - Same definitions as bit_vector and std_logic_vector
 - Can copy values between types due to same element type

2022-09-09 13

Numeric calculations example

 Counter incrementing 3-bit count value each clock cycle

- Asynchronous reset

library ieee; use ieee.numeric_bit.all;

entity INL3_KB is port (C : in bit; R : in bit; Q : out bit_vector(1 to 3)); end entity; architecture KB of INL3_KB is begin

process(C,R)
variable count : unsigned(1 to 3);
begin
if R = '1' then
count := (others => '0');
elsif C'event and (C='1') then
count := count + 1;
end if;
Q <= bit_vector(count);
end process;</pre>

end architecture;

Addition does not increment wordlengths	101 +011	0101 +0011
 May get overflow Must signextend to detect carry 	000	1000
 Adding different length vectors will sign extend the May still get overflow 	e shortest one	
• Multiplication always generates an output number of input bits	of bits equal to the	e total number
 Multiplying a 3-bit input with a 4-bit input gene 	erates a 7-bit outp	ut result

2022-09-09 15

2022-09-09 16

Avoid old packages

- Before the introduction of numeric_std and numeric_bit there where other libraries
 - std_logic_unsigned, std_logic_signed
 - std_logic_arith
- Do NOT use these, they are obsolete
 - Made it difficult/impossible to mix signed and unsigned

TSTE12 Design of Digital Systems, Lecture 6

Including integers

- Integers can be used for synthesis
 - If synthesis tool cannot figure out the limits, the result is 32-bit arithmetic
 - Subtypes (limiting range) help to reduce hardware and catch unexpected use
- Integers will be implemented as bitvectors
 - Either unsigned or signed (2's complement)
 - Translation between integer and bitvectors exist
 - x_signed := to_signed(y_int,x_signed'size);
 - Translation other way around (unsigned to integer value)
 - y_int = to_integer(x_signed);

2022-09-09 17

Another aspect of signal assignment

- One signal can be assigned from different parts of the code
 - Support multiple entities driving the same wire
 - Example: Databus in a computer connecting multiple memories and CPU
- Modelling must be strict and clear
 - Same result independant of simulator tool
 - Should not be able to detect the order the processes where calculated
- Not all data types support multiple sources for the value

TSTE12 Design of Digital Systems, Lecture 6

2022-09-09 18

Multiple assignment on one signal

- Each process containing a signal assignment will have a driver in the simulator generating a contribution to the final signal value
 - Concurrent signal assignments will have one driver each
 - Processes only have one driver for each signal (even with multiple assignment)
 - The signal update seen before is done individually on each driver
 - One driver does not know anything about other drivers
- When the value of a signal is fetched, the contributions from the different drivers current values are collected.
 - The resulting signal value depends on the definition of how to combine the values from the different drivers, using a resolution function



2022-09-09 21

Example of implementing Multivalued logic in VHDL

• Alternative to data type BIT but simpler than std_logic

```
Type MVL4 is ('X', '0', '1', 'Z');
Type MVL4_VECTOR is array(NATURAL range <>) of MVL4;
```

• X leftmost to make it the initial value unless explicitly initialized in the code

2022-09-09 22

Multidriver signals

- Requires a resolution signal
- Different combinations possible
 - X always overrides others
 - 0 and 1 at the same time gives \boldsymbol{X}
 - $Z \mbox{ and } Z \mbox{ gives } Z$

TSTE12 Design of Digital Systems, Lecture 6

TSTE12 Design of Digital Systems, Lecture 6

2022-09-09 23

Resolution function definition

Subtype DotX is wiredX MVL4;

• WiredX is the name of the resolution function

Function WiredX (V:MVL4_VECTOR) return MVL4;

• Where V is a vector containing all values of all drivers of a signal

2022-09-09 24

Resolution function implementation

• Implement as a loop and lookup table

```
Function wiredX (V: MVL4_VECTOR) return MVL4 is
    Variable result: MVL4:= 'Z';
Begin
    For i in V'RANGE loop -- range not known in advance
        Result = table_WIREDX(result,V(i));
        Exit when result = 'X';
    End loop;
    Return result;
End wiredX;
```

```
TSTE12 Design of Digital Systems, Lecture 6
```

2022-09-09 25

Resolution function impl., cont.

- Check of X in loop is not necessary, but speed up simulation
- Table should then look like:

```
Type MVL4_TABLE is array (MVL4, MVL4) of MVL4;
Constant table_WIREDX : MVL4_TABLE :=
- -
                 Х
- -
                         0
                                  1
                                          Ζ
- -
            (('X', 'X', 'X', 'X'),
('X', '0', 'X', '0'),
('X', 'X', '1', '1'),
('X', '0', '1', 'Z'));
                                                             Х
                                                    - -
                                                    - -
                                                             0
                                                    - -
                                                             1
                                                             Ζ
                                                  - -
```

LINKÖPING UNIVERSITY

2022-09-09 26

2022-09-09 27



TSTE12 Design of Digital Systems, Lecture 6

Bus data type

Type busX is array (Natural range <>) of DotX;

- However, a new data type requires all logic operations to be specified
 - Complicated
- Better approach: conversion function
 - Only read bus using a call to a Sense function Function Sense (value : busX) return bit_vector;
 - Only assign value to the bus using the Drive function
 Function Drive (value : bit_vector) return busX

2022-09-09 28

Algorithmic level development

- Specification in many cases in natural language
 Ambigous description in many cases
- Want an executable specification
 - Allows testing of the behavior the description describes
- Use VHDL to capture the specification
 - Use the full language capabilities
 - Description not intended for synthesis

2022-09-09 TSTE12 Design of Digital Systems, Lecture 6 29 Process Model Graph (PMG) **S**3 P3 I1 • Typical example **S4** P1 P2 P4 ► 0 12 Arcs describes signals with names **S**1 and delays S2(DEL_S2) - example process 4 to 1 • VHDL Code example: S <= xxx after DEL S; Physical or functional partitioning - Single process may map to multiple hardware units - Multiple process may map to single hardware unit

TSTE12 Design of Digital Systems, Lecture 6	2022-09-09 30
Graph Elements	
 Two types of signals Triggering signal put in sensitivity list 	
————————————————————————————————————	S
 Signals without delay information has a delay of one delta-t 	\bigcirc
 Signals may be driven by multiple processes. Requires a resolution function 	
 Signals may be bidirectional. Requires also a resolution function 	

2022-09-09 31

TSTE12 Design of Digital Systems, Lecture 6

Example approach

- Map groups of sentences onto VHDL processes
- Assign each process an activity list
- Develop VHDL code that implements each activity



2022-09-09 32

Example: Serial to Paralell converter

- English text description
 - The 8-bit parallel word (PARIN) is loaded into the converter when the control signal LD makes a zero to one transition At this time the status signal BUSY is set high. The data is shifted out serially at a rate controlled by the input shift clock SHCLK. Shifting occurs at the rise of the clock. BUSY remains high until shifting is complete. While BUSY is high, no further loads will be accepted.
- Note some sentences are shared between functions
- Two processes: LOAD and SHIFT

TSTE12 Design of Digital Systems, Lecture 6

2022-09-09 33

Serial to Paralell converter, cont.

- LOAD: (a) 8-bit parallel word (PARIN) load when LD makes a zero to one transition. Set BUSY high. (b) BUSY remains high until shift complete. No new loads while BUSY high
- SHIFT: (a) Data shifted out controlled by rising edge of SHCLK.
 (b) BUSY remain high until shift complete



PMG version	architecture TWO_PROC of PAR_TO_SER is signal SH_COMP: BIT :='0'; signal PREG: BIT_VECTOR(0 to 7); begin
 Corresponding code based on processes PMG defines interface of each process + signals between the processes Code start by defining processes and comments about activities 	LOAD:process(LD,SH_COMP) begin Activities: 1)Register Load 2)Busy Set 3)Busy Reset end process LOAD; SHIFT:process(BUSY,SHCLK) variable COUNT: INTEGER; variable OREG: BIT_VECTOR(0 to 7); begin Activities: 1)Shift Initialize 2)Shift 3)Shift Complete end process SHIFT;
	end TWO_PROC;

PMG -> Code	<pre>SHIFT:process(BUSY,SHCLK) variable COUNT: INTEGER; variable OREG: BIT_VECTOR(0 begin</pre>	to 7);
 Each process has a check for an event, and then a part that execute the data operations 	<pre>Activities: if BUSY'EVENT and BUSY = '1' then 1)Shift Initialize COUNT := 7; OREG := PREG; SH_COMP <= '0'; end if; if SHCLK'EVENT and SHCLK= '1'and BUSY='1' then 2)Shift SO<=OREG(COUNT); COUNT := COUNT - 1; 3)Shift Complete if COUNT < 0 then SH_COMP <= '1'; end if; end if; end process SHIFT;</pre>	LOAD:process(LD,SH_COMP) begin Activities: if LD'EVENT and LD='1' and BUSY='0' then 1)Register Load PREG <= PARIN; 2)Busy Set BUSY <= '1'; end if; if SH_COMP'EVENT and SH_COMP='1' the 3)Busy Reset BUSY <= '0'; end if; end process LOAD;

<section-header><section-header><section-header><section-header><section-header><section-header>



2022-09-09 36

Timing example.	ont.
	PREG: process(STRB)
	begin
antity DUFF DFC is	1^{+} (STRB = '1') then
entity BUFF_REG IS	REG <=DI atter SIRB_DEL;
STOP DEL EN DEL ODEL · TIME) ·	end presses PPEC.
nort(enu process PREG,
DI: in BIT VECTOR(1 to 8):	ENABLE: process(DS1_NDS2)
STRB: in BIT:	hegin
DS1: in BIT;	ENBLD <= DS1 and not NDS2 after EN DEL
NDS2: in BIT;	end process ENABLE;
DO: out BIT_VECTOR(1 to 8));	, , , , , , , , , , , , , , , , , , ,
end BUFF_REG;	OUTPUT: process(REG,ENBLD)
	begin
	if (ENBLD = '1') then
architecture THREE_PROC of BUFF_REG is	DO <= REG after ODEL;
<pre>signal REG: BIT_VECTOR(1 to 8);</pre>	else
signal ENBLD: BIT;	DO <= "11111111" after ODEL;
begin	end if;
	end process OUTPUT;
	end THREE_PROC;

2022-09-09 39

Process complexity trade-off

- Number of signals
 - Many signals => slow simulation
- Large processes
 - Complex behavior may not match specification
- Ease of mapping to hardware
 - More processes may simplify mapping





2022-09-09 41

Timing Check placement

- Tests in architecture must be copied between architectures
 - May introduce errors
 - If changed, many architectures must be changed
- Solution: Place checks in the entity
 - Check always executed, independent of selected architecture



2022-09-09 42

Timing check example

Entity BUFF_REG is Generic (STRB_DEL, EN_DEL, ODEL,SUT,HT,MPW: TIME); Port (DI: in bit_vector(1 to 8); STRB : in bit; DS1 : in bit; DO : out bit_vector(1 to 8)); Begin Assert STRB'stable or (STRB = '0') or DI'stable(SUT) Report "Setup time Failure"; Assert STRB'delayed(HUT)'stable or (STRB'delayed(HT) = '0') or DI'STABLE(HT) Report "Hold Time Failure"; Assert STRB'stable or (STRB = '1') or STRB'delayed'stable(MPW) Report "Minimum pulse width failure";

End BUFF_REG;

