

Agenda

- Practical issues
 - Material
 - Lab 1 requirements
 - Intro to testbench
- Project task intro
- Introduction to VHDL, continued
 - Processes, subprograms etc.
 - Timing

2024-09-05

2024-09-05 3

TSTE12 Deadlines Y,D,ED

- Group definitions Thursday 6 September (today, afternoon)
 - On web, include supervisor assignment
- Friday 7 September (possible also monday 10/9): First meeting with supervisor
 - Determine project manager (contact person)
 - Questions (short meeting)
- Tuesday 11 September: First version of requirement specification
- Hint: Deadline means "no later than", i.e., allowed to complete tasks before these dates

TSTE12 Design of Digital Systems, Lecture 3

2024-09-05 4

TSTE12 Deadlines MELE, erasmus

- Group definition Wednesday 11 September (afternoon)
 - On web, include supervisor assignment
- Friday 13 September: First meeting with supervisor
 - Determine project manager (contact person)
 - Question (short meeting)
- Tuesday 17 September: First version of requirement specification

Useful resources

- Lab hardware description (on the linux machines)
 - /courses/TSTE12/material/DE2-115_SystemCD_v3.0.6
 - Lab board datasheets, schematic of hardware

TSTE12 Design of Digital Systems, Lecture 3

Lab 1 requirements

- Working design (both simulation and hardware)
- Only use sys_clk as (the only) clock signal
 - This is the 50 MHz sys_clk on the board
- Testbench testing two different key sequences
 - Test after each key scan code input has been generated
 - A text message in the simulator window should be displayed after each scan code test telling the user if test was ok or failed.
- Hint: No need to count the number of received bits, or verify parity and stop bits. Is OK to have intermediate flickering on the display while data is received

2024-09-05 5

2024-09-05

2024-09-05 7 TSTE12 Design of Digital Systems, Lecture 3 VHDL Model Testing (Testbench approach) • Describe test setup using VHDL Analysis Stimuli Standard approach DUT - Test of design will be independent of simulation tool Testbench VHDL code contains - Stimuli generation - Design under test (DUT) - Analysis of design output

TSTE12 Design of Digital Systems, Lecture 3

Programming hardware in the lab

- FPGA can be configured from any of the computers over the network
 - Start Quartus Programmer (program quartus_pgmw) from mentorskal terminal

2024-09-05

8

- Select hardware setup
- Select "Add server"
- Specify machine name to which the board is connected, use the password described on the whiteboard at the door
 - muxen2-109, muxen2-112, muxen2-115
- Make sure the correct machine and board is defined as hardware

2024-09-05 9

Useful linux commands

- Remember to always work from the "mentorskal" terminal window (except for handins)
- Sets the access rights correctly to support sharing of files within the groups (but not between the groups)

ls -la file_or_directory shows owner and access rights of files

chmod g+rwx filename_or_directory

let all members of the group have full access to the file or directory (allow others to change files)

TSTE12 Design of Digital Systems, Lecture 3

Project information

- Project directory will be available for all groups
 - /courses/TSTE12/proj/projgrpXX
 - Access only to members of the group
 - This directory must be used
- Project document templates
 - /courses/TSTE12/material/project/LIPS-templates
- Project functionality
 - Project directive (description) on the web
 - Different priority (mandatory, selective, optional)

2024-09-05 10

2024-09-05 11

2024-09-05

12

Project directive, high priority

- Volume & balance control (atleast 10 levels each)
 - Volume is logarithmic
 - Simplifications are often possible
 - Multiplication is generally expensive
 - Amplification (factor > 1) may lead to overflow!
- A/D and D/A implemented in separate codec chip
 - Supports volume control (not necessary to feed audio into FPGA)
 - Still need to initialize the codec chip (implement I2C communication)

TSTE12 Design of Digital Systems, Lecture 3

Optional requirement, medium priority

- Each project group make their own choice
 - No problem if more than one group selects the same project
 - Chose one or at most two medium priority requirements
- Oscilloscope
 - Vertical vs horizontal
 - Zoom, color coding, average
 - FFT
 - Complex algorithm
 - Use available designs if possible

TSTE12 Design of Digital Systems, Lecture 3

Optional requirement, medium priority

• Echo

- Long echo requires large memory (2MByte SRAM)
- Number representation
 - 44 Khz, 20 bit, stereo => 220KByte/s
 - Dynamic range, Accuracy
 - 2's complement/Floating point
- Controls?
 - On/off, Length, Strength

TSTE12 Design of Digital Systems, Lecture 3

Optional requirement, medium priority

- Signal level indication (logarithmic scale)
 - Peak, average
 - Screen update ~ 50Hz
 - Do not want a flickery output
 - Large number of samples to average on
- Peak indication
 - move slowly towards zero
 - quickly updated when large peak found


2024-09-05 14

TSTE12 Design of Digital Systems, Lecture 3 Optional requirement, medium priority

- Loudness, supression of mono
 - Loudness control => attenuate medium frequencies
- Equalizer

-

- Requires understanding of digital filters
- Test filter algorithms using Matlab
- Other sound modification algorithms possible
 - Reverb, Flange
 - Pitch shifts




<page-header><page-header><page-header><page-header>

TSTE12 Design of Digital Systems, Lecture 3

2024-09-05 18

Optional requirement, low priority

- Try to think of a lot of optional features
 - Color coding, background image
 - Animations, different VGA screen backgrounds
 - Special keys to use (e.g., arrow keys)
 - Change parameters at run time
 - Additional volume/balance steps
 -
 - Try to optimize the size of the design
- Many clock cycles between input samples



2024-09-05 20

Process statement

[LABEL:] process (SENSITIVITY_SIGNAL_LIST)

- -- constants, types, subtypes, subprograms
- -- variables (NO signals)

begin

- -- sequential statements
- end process;
- Process always executed once at simulation start. Then whenever events occur on signals in the sensitivity list
- Variables are static
 - Initialized at simulation start
 - Keep their values between process activations

2024-09-05 22

Process statements, cont.

- Can combine process statements with structural code in the same architecture
- Processes without a sensitivity list will automatically restart at the end of a process
 - Must have some way to stop simulation/wait some time to avoid an infinite loop (simulation appear to be hanged)
- Processes can not both have a sensitivy list and wait statements in the same process

TSTE12 Design of Digital Systems, Lecture 3

Sequential code

- Processes and subprograms have sequential code
 - One statement after another is executed in order
 - Most similar to "ordinary" computer code
 - Simulation time does not increase while executing the statements
 - Exception is the wait statement



Sequential control statements: wait Used in processes and subprograms Examples

wait on x,y until z=0 for 100 ns; wait for 100 ns; wait on a,b,c; -- wait for at least one event on a, b or c wait until z=0; wait; -- infinite wait

TSTE12 Design of Digital Systems, Lecture 3

TSTE12 Design of Digital Systems, Lecture 3

Sequential control: if


if CONDITION1 then -- sequence of statements 1 elsif CONDITION2 then -- sequence of statements 2 -- any number of elsif clauses else -- last sequence of statements end if;

- Indentation not important (not like python)
- CONDITION must return boolean (not enough with a bit)

2024-09-05 24

2024-09-05 23

-- wait until event on x or y while $z\neq 0$ or max 100 ns)



2024-09-05 26

Sequential control: loop

for NAME in RANGE loop -- sequence of operations

end loop;

while CONDITION loop -- sequence of operations end loop;

loop

-- sequence of statements end loop;

- Controlling loop behavior next [loop_label] [when CONDITION];
 - Skip the rest of the loop body

exit [loop_label] [when CONDITION];

- Terminate the loop

2024-09-05 27

2024-09-05 28

Various statements

Null


• Used to complete syntax requirement, e.g. in case statements when a choice should not do anything.



TSTE12 Design of Digital Systems, Lecture 3

Subprograms

- Functions and procedures
- Declared in declaration region of architecture, process, block, or other subprograms.
- Variables are dynamic (initialized at every call)
- Functions
 - Always returns a value (must be used in an expression)
 - Never modifies its parameters (all parameters are inputs)
 - No side effects allowed
 - Can not contain wait statements



2024-09-05 31

2024-09-05 32

Libraries

- All design units are stored in libraries. Accessing a library requires definition. library LIBRARY_NAME;
 - How this is done in the file system is not defined in VHDL
- Libraries have only logical names
 - Simulator and synthesis uses tool-dependent mappings from logical to physical directories (possible including binary format file)
 - Allows VHDL source code to be run on different platforms without rewrite
- Two predefined libraries: WORK STD

TSTE12 Design of Digital Systems, Lecture 3

Packages

- Used in similar way to header files or libraries in other languages
 - Repeat declarations and definitions
- Divided into the declaration and body
 - Declaration part consists of visible declarations when using the package
 - Constants, types, subprograms
 - Declaratation parts contains subprogram names and parameter list, but no code
 - Body is visible only within the package. Includes the code for the subprograms
 - Only one possible body definition

TSTE12 Design of Digital Systems, Lecture 3 Package example package HANDY is subtype BITVECT3 is BIT_VECTOR(0 to 2); subtype BITVECT2 is BIT_VECTOR(0 to 1); function MAJ3(X: BIT_VECTOR(0 to 2) return BIT; --- Other declarations -----end HANDY package body HANDY is function MAJ3(X: BIT_VECTOR(0 to 2)) return BIT is begin return (X(0) and X(1)) or (X(0) and X(2)) or (X(1) and X(2));end MAJ3; --- Other subprogram declarations -----end HANDY;

TSTE12 Design of Digital Systems, Lecture 3

VHDL cont., Packages

- Packages included in a design by the use clause
 - use LIBRARY_NAME.PACKAGE_NAME.ELEMENT_NAME;
 - Element name ALL matches complete body declaration
- Standard packages: std.standard
 - boolean, bit, character, severity level, string, bit_vector, time
 - Automatically included
- Packages and libraries used to add new functionality to the language
 - Additional datatypes to support e.g., tristate levels, mathematical functions, etc.

2024-09-05 33

2024-09-05 34

2024-09-05 35 TSTE12 Design of Digital Systems, Lecture 3 Packages, 1164 standard • IEEE.STD LOGIC 1164 - std logic data types, overloaded boolean functions, conversion functions, edge detection functions • IEEE.NUMERIC STD - Overloaded arithmetic functions for std logic vector and conversion functions to/from integer Defines UNSIGNED and SIGNED datatypes Can be converted to/from std logic vector through typecast, e.g., std logic vector signal <= std logic vector(unsigned vectorsignal) IEEE.NUMERIC BIT - Allows numeric processing of bitvectors

TSTE12 Design of Digital Systems, Lecture 3

Configurations

- Defines which entity in a library should be used in the structural code
- Structural example: How to know which gate is used?
 - Component declaration name does not need to exist
 - Assume names are XOR2 and NAND2
- Configuration maps between entity and architecture in library and component name in structure

2024-09-05 36

```
TSTE12 Design of Digital Systems, Lecture 3
                                                                                           2024-09-05
                                                                                                   37
      Configuration
                                                         architecture STRUCTURAL of ONES_COUNT is
                                                             component XOR_GATE
      example
                                                                 port (X,Y : in bit; 0 : out bit);
                                                             end component;
                                                             component NAND_GATE

    Add configuration statement

                                                                  port (X,Y : in bit; 0 : out bit);
                                                             end component
          to select exact instance and
                                                             for U1 : XOR_GATE use entity work.xor2(behav);
          architecture for each
                                                             for U2 : XOR_GATE use entity work.xor2(behav);
                                                             for U3 : NAND_GATE use entity work.nand2(behav);
for U4 : NAND_GATE use entity work.nand2(behav);
          instance.
                                                             for U5 : NAND_GATE use entity work.nand2(behav);

    Drawback: require

                                                             signal I1, I2, I3 : bit;
          recompilation if library entity
                                                         begin
          mapping is changed
                                                             U1 : XOR_GATE port map(A(0),A(1),I1);
                                                             U2 : XOR_GATE port map(I1,A(2),C(0));
U3 : NAND_GATE port map(A(0),A(1),I2);
                                                             U4 : NAND_GATE port map(A(2), I1, I3);
                                                             U5 : NAND_GATE port map(I2,I3,C(1));
                                                         end STRUCTURAL;
```

```
TSTE12 Design of Digital Systems, Lecture 3
```

Configurations, cont.

Possible to create a configuration as a separate unit (here named STRUCT_BEHAV_XOR)

configuration STRUCT_BEHAV_XOR of ONES_COUNT is
 for BEHAV
 for U1:XOR_GATE use entity work.EXORGATE(BEHAV);
 end for;
 for U2:XOR_GATE use entity work.EXORGATE(BEHAV);
 end for;
end STRUCT_BEHAV_XOR;

- Multiple configurations possible for the same entity (similar to having multiple architectures)
 - Useful for testbench where both behavoral model and final netlist version of the device should be tested

LINKÖPING UNIVERSITY

Visibility	architecture Z of Y is signal Z1,Z2,Z3,Z4,Z5: INTEGER:= 0; function R return INTEGER is variable X: INTEGER := 3; begin return X; Returns value of 3.
• Same name may be used for multiple purposes	end R; begin B: block signal X: INTEGER := 4;
 Doing this may hide some units depending on the situation 	signal Z6: INTEGER := 0; begin Z6 <= X + Y.X; Z6 = 6 end block B;
<pre>package SIG is signal X: INTEGER:= 1; end SIG; use work.SIG.all; ontity X is</pre>	P1: process variable X: INTEGER :=5; begin Z5 <= X; Z5=5 wait; end process;
entity Y is signal X: INTEGER:= 2; end Y;	Z1 <= work.SIG.X; Z1=1 Z2 <= X; Z2=2 Z3 <= R; Z3=3 Z4 <= B.X; Z4=4 end Z;

```
TSTE12 Design of Digital Systems, Lecture 3
```

Advanced feature: Overloading

- Can change meaning of literals, names of operators, functions, and procedures
- Correct version found by matching both name and parameter types
- If multiple identical declarations => latest visible one is used
- Useful feature for extending the language to support new datatypes or functions
 - E.g. extend to support complex valued real numbers
- IEEE standard 1164 is an example of this
 - Defines new datatypes as well as how comparison, assignments, arithmetic is done using these datatypes

2024-09-05 41 TSTE12 Design of Digital Systems, Lecture 3 IEEE std_logic_1164 package type std_ulogic is ('u', • Define a new datatype -- uninitialized 'x' -- forcing unknown and support functions '0', -- forcing 0 '1', - the std logic data type -- forcing 1 'z', -- high impedance - Overloads all common functions 'w' -- weak unknown 'w', 'l', 'h', used for bits and bitvectors -- weak 0 • AND, OR, NOT, XOR -- weak 1 1 _ 1 -- don't care • <, >, = etc.); Conversion functions between std logic and bit Netlists generated by synthesis use std_logic for all signals

2024-09-05 42 TSTE12 Design of Digital Systems. Lecture 3 Overloading example • Example: Want to support type MVL4 is ('X', '0', '1', 'Z'); new data type function "and" (L, R: MVL4) return MVL4 is -- Declare a two-dimensional table type. - F <= (A and B) or type MVL4_TABLE is array (MVL4, MVL4) of MVL4; -- truth table for "and" function (C and D): constant table_AND: MVL4_TABLE := new version -- ----. of and -- | X 0 1 Z (('X', '0', 'X', 'X'), ('0', '0', '0', '0'), ('X', '0', '1', 'X'), ('X', '0', 'X', 'X')); - Uses table lookup with -- | X | -- | 0 | -- | 1 | non-numeric indexes -- | Z | - Index number is based begin on position in definition return table_AND(L,R); enumeration of MVL4 end "and";

<page-header><page-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

TSTE12 Design of Digital Systems, Lecture 3

Later revisions

- Mostly simplifications and additional function support
- 1993:
 - 8-bit ASCII, identifier restrictions relaxed, declarations simplifications

2024-09-05 44

- Shared variables (global variables outside processes).
- Improved reporting in assert statements
- 2008:
 - Simplified sensitivity lists (keyword all to include all signals used)
 - Simplified conditions, allow bit and std_logic values as result of condition
 - Read of output ports on entity

2024-09-05 45

2024-09-05 46

VHDL timing and concurrency

- Simulation of concurrent events (hardware) on a sequential computer
- Must have the same result from simulation independent of execution order of individual event
- Delay is an important property of hardware that must be simulated

TSTE12 Design of Digital Systems, Lecture 3

Signals vs Variables

- Electronic signals can not change values in 0 seconds
 - Always slopes on voltages going from 0 to 1
- Common sequential code assumes variables are updated before next statement is executed
- Expect different result depending on if variables or signals are used
- Both variables and signals can be used in synthesized code

TSTE12 Design of Digital S	ystems, Lect	ure 3							2024	-09-05 47	
Signal	vs '	Vari	abl	e e	xar	m	ple	е			
• Inputs wi	th cha	nging	value	at di	fferen	ıt ti	me	5			
		X:	1	4	5	5		3			
		Y: 2	2	2	2	3		2			
		Z: (C	3	2	2		2			
		initia	ıl	t1	t1+2	t1+	-4	t1+6			
• Result de	pends	on if s	ignals	s or v	ariab	les	as a	assignee	ł		
AS <= X*Y	' after 2	ns:			A	V :=	- X*	Y;			
BS <= AS+					В	V :=	AV	+ Z;			
AS: 2	2	8	10	15	A	V:	2	8	10	15	6
BS: 2	2	5	10	12	B	V:	2	11	12	17	8
initial	t1	t1+2	t1+4	t1+6		ir	nitial	t1	t1+2	t1+4	t1+

```
TSTE12 Design of Digital Systems, Lecture 3
```

Signal assignment with delta delay

- Minimum delay is a delta delay
- Delta delay is > 0 s but much smaller than the minimum timestep of the simulator

X: 1	4		4	4
Y: 2	2		2	2
Z: 0	3		3	3
initial	t1		t1+delta	t1+2*delta
AS <=	• X*Y;			
BS <=	AS+Z	;		
AS:	2	2	8	8
BS:	2	2	5	11



Delta delay

- Can not be explicitly specified
- Delta delays will never add up to a simulation delay in seconds (standard time)
- Sometimes referred to as Macro (simulation time) and micro (delta delays) timing.
- Time may stand still in simulation by continuous signal updates
 - Example: process triggered by a signal that it is updating
 - Combinatorial loops without macro delay in assignments
 - Delta delay is increasing but not the simulation time

TSTE12 Design of Digital Systems, Lecture 3

Simulation models

- Delta delay only
 - Functional verification of models
- Standard time unit delay only
 - Validate system timing
- Mixed
 - Delta delay where delay is not important
 - Standard time unit delay where delay is significant
 - Study system timing

2024-09-05 50

2024-09-05 49

