Lecture 2, Amplifiers 1

Analog building blocks
Outline of today's lecture

Further work on the analog building blocks
  - Common-source, common-drain, common-gate
  - Active vs passive load

Other "simple" analog building blocks
  - Current mirrors

Mismatch
  - And other things related to that
What did we do until now?

Stress on the complexity of analog design.

It is not easy and it will take many years before you master.

Why analog design?

Our world is analog and telecommunication needs analog to interface

Complexity is growing as (n)ever.

Common-source stage and small signal schematics

Operating point vs small-signal schematics and how they "move" around
Transistor, revisited

\[ I \approx \alpha V_{\text{eff}}^{2} \cdot \left( 1 + \frac{V_{ds}}{V_{\theta}} \right) \]
## Transistors, small-signal expressions

Linearization gives a small-signal model with these properties:

<table>
<thead>
<tr>
<th>Expression</th>
<th>Cut-off</th>
<th>Linear</th>
<th>Saturation</th>
</tr>
</thead>
<tbody>
<tr>
<td>$g_m$</td>
<td>$\frac{\kappa I_D}{kT/q}$</td>
<td>$2\alpha v_{ds}$</td>
<td>$\frac{2I_D}{v_{eff}}$</td>
</tr>
<tr>
<td>$g_{mbs}$</td>
<td>$g_m \cdot \frac{1-\kappa}{\kappa}$</td>
<td>$g_m \cdot \frac{\gamma}{2\sqrt{V_{SB} + 2\phi_F}}$</td>
<td>$g_m \cdot \frac{\gamma}{2\sqrt{V_{SB} + 2\phi_F}}$</td>
</tr>
<tr>
<td>$g_{ds}$</td>
<td>$\lambda I_D$</td>
<td>$2\alpha (v_{eff} - v_{ds})$</td>
<td>$\lambda I_D$</td>
</tr>
</tbody>
</table>
Transistor gain vs region

Using the small-signal parameters gives us the following:

<table>
<thead>
<tr>
<th>Expression</th>
<th>Cut-off</th>
<th>Linear</th>
<th>Saturation</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A = \frac{g_m}{g_{ds}}$</td>
<td>$\frac{\kappa \cdot q}{\lambda \cdot kT}$</td>
<td>$\frac{v_{ds}}{v_{eff} - v_{ds}}$</td>
<td>$\frac{2}{\lambda \cdot v_{eff}}$</td>
</tr>
</tbody>
</table>

What can you spot (where is the gain highest)?

$\kappa \approx 0.75$ and $kT/q \approx 26$ mV.
Poles, bandwidth, gain, etc.

Bode plot
Approximations
Pole vs gain vs unity-gain
Hand-calculations, practical tips
Settling vs pole
Speed
Amplifier stages, passive load

Common-source, common-drain, common-gate

(a) NMOS CS

(b) NMOS CD

(c) NMOS CG
Amplifier stages, active load

Why active load?
### Amplifier stages, compiled 1

<table>
<thead>
<tr>
<th>Expression</th>
<th>CS</th>
<th>CD</th>
<th>CG*)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC gain, $A_0 \approx \frac{g_m}{g_{out}}$</td>
<td>$\approx \frac{g_m}{g_P + g_N}$</td>
<td>$\approx \frac{g_m}{g_m + g_P + g_N} \approx 1$</td>
<td>$\approx \frac{g_m}{g_P + g_N}$</td>
</tr>
<tr>
<td>Output impedance, $\approx g_{out}$</td>
<td>$\approx g_P + g_N$</td>
<td>$\approx g_m$</td>
<td>$\approx g_P + g_N$</td>
</tr>
<tr>
<td>Bandwidth, $p_1 \approx \frac{g_{out}}{C_L}$</td>
<td>$\approx \frac{g_P + g_N}{C_L}$</td>
<td>$\approx \frac{g_m}{C_L}$</td>
<td>$\approx \frac{g_P + g_N}{C_L}$</td>
</tr>
<tr>
<td>Unity gain, $\approx A_0 \cdot p_1$</td>
<td>$\approx g_m / C_L$</td>
<td>N/A (why?)</td>
<td>$\approx g_m / C_L$</td>
</tr>
</tbody>
</table>

Source impedance not mentioned, see exercises.
### Amplifier stages, compiled 2

<table>
<thead>
<tr>
<th>Expression</th>
<th>CS</th>
<th>CD</th>
<th>CG*</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC gain, $A_0 \approx g_m / g_{out}$</td>
<td>$\approx 1/\lambda \cdot v_{eff}$</td>
<td>$\approx 1$</td>
<td>$\approx 1/\lambda \cdot v_{eff}$</td>
</tr>
<tr>
<td>Output impedance, $\approx g_{out}$</td>
<td>$\approx \lambda I_D$</td>
<td>$\approx 2I_D / v_{eff}$</td>
<td>$\approx \lambda I_D$</td>
</tr>
<tr>
<td>Bandwidth, $p_1 \approx g_{out} / C_L$</td>
<td>$\approx \lambda I_D / C_L$</td>
<td>$\approx 2I_D / C_L \cdot v_{eff}$</td>
<td>$\approx \lambda I_D / C_L \cdot v_{eff}$</td>
</tr>
<tr>
<td>Unity gain, $\approx A_0 \cdot p_1$</td>
<td>$\approx I_D / C_L \cdot v_{eff}$</td>
<td>N/A (why?)</td>
<td>$\approx I_D / C_L \cdot v_{eff}$</td>
</tr>
</tbody>
</table>
Voltage swings

Walk around the circuit

Check for all the required voltage levels to maintain transistors in their saturation region

Use the following relations

\[ V_{GS} = V_{EFF} + V_T, \quad V_{DS} > V_{EFF} \Rightarrow V_{DS} = V_{EFF}, \quad V_{EFF} = \sqrt{\frac{I_D}{\alpha}} \]

The lower \( v_{eff} \), the ...

- higher swing
- higher gain
Examples

Consider the three amplifiers and check the potentials
### Some other relationships

<table>
<thead>
<tr>
<th>Expression</th>
<th>Generic</th>
<th>CG/CS</th>
<th>CD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slew rate</td>
<td>$\text{SR} \approx \frac{I_D}{C_L}$</td>
<td>$\approx \omega_u \cdot \nu_{\text{eff}}$</td>
<td>$\approx \frac{p_1 \cdot \nu_{\text{eff}}}{2}$</td>
</tr>
<tr>
<td>Noise, input-referred</td>
<td>$\nu_n^2(f) \approx \frac{4 k T \gamma}{g_m}$</td>
<td>$\approx \frac{2 k T \gamma \cdot \nu_{\text{eff}}}{I_D}$</td>
<td></td>
</tr>
<tr>
<td>Noise, total output</td>
<td>$\nu_{\text{out}}^2 \approx \frac{k T \gamma A_0}{C_L}$</td>
<td>$\approx \frac{k T \gamma}{\lambda C_L \nu_{\text{eff}}}$</td>
<td>$\approx \frac{k T \gamma}{C_L}$</td>
</tr>
</tbody>
</table>
Mismatch, or
"In reality, nothing is perfect ..."

Differences in

- Fabs (wafer-to-wafer, fabrication, date)
- Wafer locations (chip-to-chip, doping)
- Transistor (block-by-block, orientation and side effects, doping)
- Temperatures, Voltages, Currents

You cannot assume that one transistor is identical to another

Especially not for high-speed, high-accuracy applications
Mismatch, cont'd

The drain current in the saturation region:

\[ \Delta I_D = \frac{dI_D}{d\beta} \cdot \Delta \beta + \frac{dI_D}{dS} \cdot \Delta S + \frac{dI_D}{dV_{\text{eff}}} \cdot \Delta V_{\text{eff}} + \frac{dI_D}{dV_{ds}} \cdot \Delta V_{ds} = \]

\[ = \frac{I_D}{\beta} \cdot \Delta \beta + \frac{I_D}{S} \cdot \Delta S + \frac{2I_d}{V_{\text{eff}}} \cdot \Delta V_{\text{eff}} + \frac{\lambda I_d}{1+\lambda(V_{ds}-V_{\text{eff}})} \cdot \Delta V_{ds} \Rightarrow \]

\[ \frac{\Delta I_D}{I_D} = \frac{\Delta \beta}{\beta} + \frac{\Delta S}{S} + \frac{2\Delta V_{\text{eff}}}{V_{\text{eff}}} + \frac{\lambda \Delta V_{ds}}{1+\lambda(V_{ds}-V_{\text{eff}})} \Rightarrow \]

\[ \frac{\Delta I_D}{I_D} \approx \frac{\Delta \alpha}{\alpha} + \frac{2\Delta V_{\text{eff}}}{V_{\text{eff}}} \]
Mismatch, cont'd

Ignoring the low-impact ones, and assuming that they are decoupled, gives us, with the help of stochastic variables:

\[
\sigma^2 \left( \frac{\Delta I_D}{I_D} \right) = \sigma^2 \left( \frac{\Delta \alpha}{\alpha} \right) + \frac{\sigma^2 \left( \Delta V_{eff} \right)}{V_{eff}^2}
\]

First-order assumptions

\[
\sigma^2 \left( \frac{\Delta \alpha}{\alpha} \right) \approx \frac{A_S^2}{W \cdot L}
\]

\[
\sigma^2 \left( \Delta V_{eff} \right) \approx \frac{A_{VT}^2}{W \cdot L}
\]

Second-order assumptions

Distance-related, correlations, etc.
Current mirrors

Distribute currents

Set bias levels
"Equal" current through many branches

Decouple design parameters
Gain is now controlled by current instead
Current mirrors, cont'd

(a) Simple

(b) Cascode

(c) Wideswing

\[ I_{in} \rightarrow I_{out} \]

\[ M_1 \rightarrow M_2 \]

\[ M_3 \rightarrow M_4 \]

\[ V_{bias} \]
Current mirrors, some maths

Swing

Input impedance

Output impedance
What did we do today?

Went through the other important CMOS building blocks

CG, CD, CS, (CI)

Current mirrors

How to bias a circuit (current mirrors)

Pros and cons with different current mirrors

Mismatch
What will we do next time?

Amplifiers and differential pairs

Why differential?

Stability

Why stability?

Phase margin

Compensation