

LINKÖPING UNIVERSITY Department of Electrical Engineering



1

TSIU03, SYSTEM DESIGN


LECTURE 4


Kent Palmkvist Kent.Palmkvist@liu.se

Slides by: Mario Garrido Gálvez


Linköping, 2022


<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item>







<section-header><list-item><list-item><list-item><list-item>









REGISTER WITH RESET & ENABLE

```
process (clk, reset)
begin
  if reset = '1' then
    z <= (others => '0');
  elsif rising_edge (clk) then
    if enable = '1' then
        z <= a;
    end if;
  end if;
end process;</pre>
```

- <u>Reset</u>: sets the signals to their initial value.
- <u>Enable</u>: enables the computations of the circuit.

PROCESS

```
WHAT DOES THIS CIRCUIT DO?
```


```
process (clk, reset)
begin
  if reset = '1' then
    z <= (others => '0');
  elsif rising_edge (clk) then
    if s = '1' then
    z <= a;
    else
        z <= b;
    end if;
    end if;
    end if;
    end process;
    clase
    c
```


OTHER OPTION

In this case, in the description we separate the combinational and the sequential parts of the circuit:

```
process (clk, reset)
begin
  if reset = '1' then
    z <= (others => '0');
  elsif rising_edge (clk) then
    z <= p;
   end if;
end process;


p <= a when s = '1' else b;</pre>
```





• Ref: [A4.2].





SIGNAL INITIALIZATION

- We can only initialize the values of signals that store information.
- Some registers need to be initialized. Otherwise, the initial value may be generated arbitrarily, which may lead to unexpected behaviors.
- Other registers do not need to be initialized. They will be updated once the circuit starts to compute data.
- Initialization is done by using the reset signal.
- Signals that do not store information can not be initialized!

17

SHIFT REGISTER

- Register in which the bits shift position.
- Can be used as a delay of L clock cycles.

```
process (clk)
begin
if rising_edge (clk) then
    z <= sr (L-2);
    sr (L-2 downto 1) <= sr (L-3 downto 0);
    sr (0) <= a;
    end if;
    end process;

How can we shift the bits in the other direction?
Ref: [A4.1.1]</pre>
```

SIMULATIONS

- We use ModelSim.
- Commands / tricks that you should know so far from the labs: zoom in the simulation, use cursors and measure the time, add dividers, change the order and the color of the signals, combine signals, change signal representation (radix).
- The simulation shows exactly what you will see when you load your system to the board. If the circuit in the simulation does not calculate the expected function, you know that it will NOT work on the board.
- We configure the simulation using:
 - VHDL test benches.
 - □ Scripts.
 - ^I Runing commands manually in ModelSim.

19

TEST BENCH

- A test bench is a VHDL file that generates stimuli for a circuit and receives the outputs of the circuit with the purpose of testing its behavior.
- It is created as a top of the file that we want to test.
- As the test bench is only used for simulation purposes and is never configured on the FPGA, it can contain **non-synthesizable VHDL**.
- It allows for generating any type of test vectors, e.g., create an input test signal that is a sinusoid.
- It can also import test data from a file and write the outputs of the system to another file. In this way we can generate test vectors with another program such as Matlab, run the simulations in ModelSim and, then, anaylze the results with Matlab again. For input/output values from/to a file, we need to use the package textio:

```
library std;
use std.textio.all;
```

TEST BENCH EXAMPLE

. . .

```
constant clk_period : time := 10 ns; -- Clock period.
begin
  rstn <= '1', '0' after 10 ns, '1' after 25 ns; -- Reset.
  -- Generation of the clock.
  clk_process :process
  begin
   clk <= '0';
   wait for clk_period/2;
   clk
        <= '1';
   wait for clk_period/2;
  end process;
  -- Instantiation of the component to simulate.
  ctrBlock: entity work.controlBlock
    port map( rstn => rstn, clk => clk, counter => counter);
. . .
```

SCRIPTS FOR MODELSIM All these commands can be done manually in ModelSim. The script just runs them automatically: vlib work Creates a design library. vcom *.vhd Compile all the .vhd files. vsim work.Sound Simulate the file Sound. add wave sim:/Sound/* Adds signals to the wave. Initial values for the inputs of the simulated file: force -freeze sim:/sound/clk 1 0, 0 {10 ns} -r 20ns force -freeze sim:/sound/rstn 0 0, 1 {30 ns} force -freeze sim:/sound/adcdat 0 0 run 1ms Run the simulation for a certain time. wave zoom full Adjust the zoom of the wave. Note that we always choose which commands we run manually and which ones with a script.

VHDL TEST BENCH + SCRIPTS

- The best way to do prepare a simulation is to combine the advantages of a test bench in VHDL and the use of scripts.
- VHDL test bench:
 - Better for generation of input signals (clock, inputs, etc.). For instance, we can generate a sinusoid in the test bench to test our circuit. Imagine how it would be to do it with a script...
- Script (.do file):
 - Good for specific ModelSim commands (vlib, vcom, run,...). Also possible to run them manually.
 - Very useful to save the wave format. File -> Save Format. This saves a .do file with the entire layout of the simulation, so that you do not have to create it again.

23

CHECKLIST FOR LECTURE 4

- Sequential logic: clock, clock cycle, clock frequency, clock period, reset, enable, initialization, register, shift register, counter, accumulator, timing diagram.
- VHDL: process, clock signal, reset signal, enable signal, initialization, sensitivity list, rising_edge, if statement.
- Simulations: VHDL test bench, script, simulation tricks.

AT HOME

 Review the checklist for lecture 4 and check that you understand all the concepts and you know how to use them.