

### TODAY

- Course description and organization:
  - What is the course about?
  - How is the course organized?
  - What do I have to do to pass?
  - ...
- Introduction to hardware design.
- First designs in VHDL.

### PEOPLE

- Kent Palmkvist (Course responsible):Office 3B:502, kent.palmvist@liu.se
- Petter Källström: Office 3B:554, petter.kallstrom@liu.se
- Mikael Henriksson: Office 3B:528, mikael.henriksson@liu.se

Note: All Offices are at B-house, Campus Valla, Entrance B-25

### COURSE ORGANIZATION

- Course Contents:
  - 10 Lectures (2 hours each).
  - 4 Laboratories.
  - 3 Assignments.
  - 1 Project (in groups)
- 8 ECTS credits:
  - LAB1 (3 ECTS): Laboratories.
  - PRA1 (5 ECTS): Assignments and Project.
- 213 scheduled hours: 52 scheduled + 161 self-study.
- Web page: http://www.isy.liu.se/edu/kurs/TSIU03/
- Lisam course room https://liuonline.sharepoint.com/sites/Lisam TSIU03 2022HT 09

4

### LAST YEAR COURSE EVALUATION

- Evaliuate result 2021:
  - 50% response rate (what did the rest of the students think?)

5

- Average overall: 4.36 (1: worst, 5=best)
- Biggest change 2022 from 2021
  - All is now on site (no more remote teaching)

<section-header><section-header>



### BOOKS Andrew Rushton, "VHDL for Logic Synthesis". John Wiley & Sons, 2011 (3rd edition). Peter J. Ashenden: "Digital Design: An Embedded Systems

- Peter J. Ashenden: "Digital Design: An Embedded Systems Approach Using VHDL" Morgan Kaufmann, 2007.
- Available:
  - 2 copies of each book at the library.
  - Online from the webpage of the library with unlimited access.
  - If you like any of them you can buy them at Bokab (in Kårallen).
- References to the books during the course:
  - [R] = Rushton. Example: [R2.3] = Rushton, chapter 2, section 3.
  - [A] = Ashenden.





### **ASICs & FPGAs**

- Used for demanding digital signal processing applications (real-time, high throughput, low latency, low power consumption,...).
- We design the **hardware**.
- Hardware description languages: VHDL, Verilog.

	ASICs	FPGAs
Reprogrammable/ upgradable	No	Yes
Performance	Highest	High
Unit Cost	Very high (~ \$106)	Low (~ \$100)
Mass Production	Low price per unit	Does not reduce the prices per unit.





### LECTURES

- The course includes 10 lectures.
- The general approach of the course is to explain different types of circuits and show how to describe them in VHDL. The main topics that are covered in the course are:
  - 1. Combinational circuits.
  - 2. Sequential circuits.
  - 3. Debugging and test.
  - 4. Memories.
  - 5. State machines.
  - 6. Other important commands in VHDL.

### LABORATORIES

Laboratory	Title	Preparatio n	Time	Deadline
Laboratory 1	Introduction and Lab Tools	No	4 h	Sep. 12 <sup>th</sup> (*)
Laboratory 2	Keyboard	Some	6 h	Sep. 12 <sup>th</sup> (*)
Laboratory 3	VGA	Yes	12 h	Sep. 28 <sup>th</sup>
Laboratory 4	Audio CODEC	Yes	8 h	Sep. 28 <sup>th</sup>

(\*) Labs 1 and 2 must be passed in time in order to take part in the project.

- Lab room(s): MUXEN 4. Access at any time + meeting room.
- Extra Labs.

1	5	
Ŧ	0	

### ASSIGNMENTS

- The course includes 3 assignments to reinforce the knowledge from the lectures.
- IMP: The assignments have to be solved and submitted <u>individually</u>. Submit answers using the Lisam course room submission function before the deadline.

Assignment	Corresponds to the theory in lecture	Deadline (lecture)
Assignment 1	1	4
Assignment 2	2 and 3	6
Assignment 3	4, 5 and 6	8

- While you solve the assignment, you can ask any doubts to the teachers.
- The assignments will be discussed during the lecture when it is collected.
- After the grading of the assignments, students can come to the office to review it at the revision hours indicated in the assignment.
- Each assignments is graded as 100,90,80,... and the total grade is the average.

### **PROJECT PART**

- The students in groups of 6 people develop a complete system. The lab work can be integrated in the project.
- Project phases:
  - Definition of Requirements: Describe the functionality expected by the system. You can choose among different alternatives.
  - Hardware Design: Do the design of the system.
  - Implementation in VHDL: Describe the system in VHDL.
- Documents: Requirement Specification, Design Specification, Project Plan, Timing Reports, Project Report.
- Presentations:
  - First Presentation after the HW Design phase.
  - Final Presentation at the end.

### DEADLINES

- The deadlines appear in the web page of the course.
- Any change of a deadline will be communicated to the students by mail (require that you are signed up to the course!).
- Assignments must be submitted in time to be graded.
- First deadline: Assignment 1, next Tuesday 8.15 at the beginning of the class (submitted into Lisam)
- Handin of assignments done using Lisam
- Suggestion: Write answers on paper, and then create a pdf-file using an app i a mobile phone.
   Example: Office Lens

18

## LAB1 part: To pass: Get a pass in all the Labs. To get a pass in a Lab: Finish the task and show that you have learned and understood the Lab. PRA1 part: To pass: Get a pass in the Assignments and in the Project. Assignments: Solve the Assignments and submit them in time. Finish the project so that it works according to the specifications. Produce project documents with technical quality. Do the presentations and the demonstration of the project.



### 1. CIRCUIT DESIGN

- Consists in combining hardware components in such a way that they fulfill the desired function. It is like making a puzzle. The components are like pieces of the puzzle.
- Typical hardware components are logic gates, multiplexers, adders, multipliers, registers, shift registers, memories, ...







### CIRCUIT DESIGN EXAMPLE

 Now you know the components. By using only logic gates and multiplexer, design a circuit that calculates the following function. Draw the circuit.

$$z = \begin{cases} a \cdot b & if \quad s = 1 \\ 0 & if \quad s = 0 \end{cases}$$













### **EXAMPLE OF ARCHITECTURE**

```
architecture arch of SimpleCircuit is
   constant logicZero: std_logic:= '0';
   signal p: std_logic;
begin
   p \le a AND b;
   z <= p WHEN s = '1' ELSE logicZero;</pre>
end arch;
```

- Name of the architecture: arch
- constant: logicZero is a constant whose value is a logic 0.
- p: internal signal to define the connection between the AND gate and the multiplexer.

31

### COMPLETE DESCRIPTION IN VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity SimpleCircuit is
   port (a,b,s: in std_logic;
         z : out std_logic);
end SimpleCircuit;
architecture arch of SimpleCircuit is
begin
   z \le a AND b WHEN s = '1' ELSE '0';
end arch;
```

We need to add the package std\_logic\_1164 from the library ieee. It is the most basic package that includes the type **std\_logic**. 32

### CHECKLIST FOR LECTURE 1

- Course description.
- Hardware design process: circuit design + VHDL description.
- Combinational circuits: logic gates and multiplexers.
- VHDL language: entity, port, in, out, architecture, signal, constant, begin, library, package std\_logic\_1164, std\_logic, AND, OR, <=, when..else.</p>

33

# <section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>