

TODAY

 Processes: order of execution inside a process, processes for combinational logic, case statement, for... loop, taking care of the sensitivity list, ...

WHAT DOES THIS CIRCUIT DO?

```
process (clk, reset)
begin
  if reset = '1' then
    z <= (others => '0');
  elsif rising_edge (clk) then
    if UD = '1' then
        z <= z + 1;
    else
        z <= z - 1;
    end if;
  end if;
end process;</pre>
```

As usual, to know what it does you only need to draw the circuit. 3

... AND THIS ONE?

```
process (clk, reset)
begin
  if reset = '1' then
    z <= (others => '0');
  elsif rising_edge (clk) then
    z <= z - 1;
    if UD = '1' then
        z <= z + 1;
    end if;
  end if;
end process;</pre>
```

... AND THIS ONE?

```
process (clk, reset)
begin
  if reset = '1' then
    z <= (others => '0');
  elsif rising_edge (clk) then
    if UD = '1' then
        z <= z + 1;
    end if;
    z <= z - 1;
    end if;
end process;</pre>
```

<list-item><list-item><list-item><list-item><list-item><list-item>

WHAT DOES THIS CIRCUIT DO?

```
process (s, a, b)
begin
  if s = '0' then
    z <= a;
    else
    z <= b;
    end if;
end process;</pre>
```

Is it a combinational circuit or a sequential one?



PROCESS FOR COMBINATIONAL LOGIC

- We can use processes for describing combinational logic, not only sequential one.
- In most cases, however, the description of a combinational circuit using processes is more complicated and more difficult to understand than the normal description. Thus, try not to use processes for combinational logic unless it is strictly necessary.
- We also have to be careful. What happens here?:

```
process (s)
begin
  if s = '0' then
    z <= a;
  else
    z <= b;
  end if;
end process;
(example of bad VHDL)
</pre>
```

OR EVEN WORSE...

What does this circuit do?
process (a)
begin

z <= a;
if s = '0' then
z <= b;
end if;

...probably this is not the circuit that you want to implement.

WHICH CIRCUITS CAN WE USE TO?					
FUNCTION	a - D - z a - D - z			REG RAM	ROM
Calculate logic functions	х				
Calculate mathematical operations			Х		
Delay a signal				х	
Store signals				х	
Compare signals	(X)		Х		
Detect a transition in a signal	х			х	
Count	(X)		х	х	
Select among several signals		х			
Transform serial-parallel or parallel-serial		(X)		х	
Store constant values					х
Create a state machines	х			х	
	1	2			



FOR ... LOOP

- First option: normal assignments:
 - z(4) <= a(0);
 - z(3) <= a(1);
 - z(2) <= a(2);
 - z(1) <= a(3);
 - z(0) <= a(4);
- Second option: for...loop statement:

```
process (a)
```

begin

```
for i in 0 to 4 loop
```

```
z(i) <= a(4-i);
```

end loop;

```
end process;
```

• Which description would you prefer if **a** and **z** have 32 bits?

14

CASE STATEMENT

- end case;
- It is important to define all the values that the control signal can have, or use "others" to cover those cases that are not assigned explicitly. Note that not defined cases keep the previous value, which may lead to unexpected behaviors of the circuit.

CASE STATEMENT: EXAMPLE 1

Case statement for sequential logic:

```
process(clk) --IMP: clk: the only triggering signal
begin
  if rising_edge (clk)
    case s is
    when '0' => z <= a;
    when '1' => z <= b;
    end case;
    end if;
end process
• Note that in sequential logic, the sensitivity list of the process only
```

Note that in sequential logic, the sensitivity list of the process only needs to include the clk and reset (sequential logic does not need to change under other circumstances).



CHECKLIST FOR LECTURE 6

- VHDL processes:
 - order of execution inside a process.
 - taking care of the sensitivity list.
 - processes for combinational circuits.
 - for...loop.
 - case statement.

AT HOME

 Review the checklist for lecture 7 and check that you understand all the concepts and you know how to use them.