

TODAY

- Changing the word length.
- Circuits for mathematical operations and how to handle them in VHDL: Adders, subtracters, multipliers, dividers.
- Description of Lab 2.

CHANGING THE WORDLENGTH

- Given a binary number represented in 2's complement or as unsigned, it is possible to change the word length of the number and still represent the same number.
- If we increase the number of bits, we will call it sign extension.
- If we reduce the number of bits, we will call it truncation.

3

SIGN EXTENSION

• Unsigned: the sign extension for unsigned consists of adding 0 to the most significant part of the number:

 $1001 \equiv 9$ (represented with 4 bits)

 $00001001 \equiv 9$ (represented with 8 bits)

z <= "000...000" & a;

Signed: the sign extension for signed consists of copying the MSB and adding it to the most significant part of the number.

 $\begin{array}{rcl} 01001 \ \equiv \ 9 & (represented with 5 bits) \\ 00001001 \ \equiv \ 9 & (represented with 8 bits) \\ 1001 \ \equiv \ -7 & (represented with 4 bits) \\ 11111001 \ \equiv \ -7 & (represented with 8 bits) \end{array}$

z <= a(n-1)& a(n-1) & ... & a(n-1) & a; (a has n bits)

ADDING BITS TO THE LSB

What happens if we add zeros to the least significant part of the number?

Unsigned:
$$1001 \equiv 9$$


 $10010 \equiv$
 $100100 \equiv$

- Signed: $1001 \equiv -7$ $01001 \equiv 9$ $10010 \equiv 010010 \equiv$
- Multiplication by powers of 2:

z <= a & "000...00";

5

TRUNCATION (REMOVING BITS) Unsigned Signed Operation Remove MSBs: $z \le a(k-1 \text{ downto } 0);$ $mod(a, 2^k)$ $1001 \equiv 9$ $1001 \equiv -7$ $001 \equiv 1$ $001 \equiv 1$ $|A/2|^{k}$ Remove LSBs: z <= a(n-1 downto k); $1001 \equiv 9$ $1001 \equiv -7$ $100 \equiv 4 \quad 100 \equiv -4$ 6



ADDITION OF BINARY NUMBERS

 Addition of unsigned and 2's complement binary numbers is done in the same way as is done for decimal numbers.

$$0010 \equiv 2$$
$$+ 0011 \equiv 3$$
$$0101 \equiv 5$$

Which is the results of adding these two binary numbers?

 $1010 \equiv 10$ (or -6 in 2's complement)

 $+1001 \equiv 9$ (or -7 in 2's complement)

What happens with the wordlength? What happens if we want to keep the wordlength?

OVERFLOW

- When a number gets larger than the number of bits that we can use to represent it, and some of the most significant bits are trashed, we may get unexpected results. Therefore, be sure that you use enough bits to represent any number that you could get.
- Example in 2's complement:


 $0110 \equiv 6$ $+ 0011 \equiv 3$ $1001 \equiv -7$


In order to represent 9, we need to add 1 bit:

 $\texttt{01001} \equiv \texttt{9}$

WHAT DOES THIS CIRCUITS DO?

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity add1 is
    port (a,b: in unsigned (7 downto 0);
        z : out unsigned (7 downto 0));
end add1;
architecture rtl of add1 is
begin
    z <= a + b;
end rtl;
```





COMPARATOR


 With the circuits studied so far, how can I design a circuit that compares two numbers in 2's complement (8 bits) according to:


$$z = \begin{cases} 1 & if \quad a > b \\ 0 & otherwise \end{cases}$$


13


COMPARATOR IN VHDL


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity comp is
    port (a,b: in signed (7 downto 0);
        z : out std_logic);
end comp;
architecture arch of comp is
    signal p: signed (8 downto 0);
begin
    p <= resize(b,9) - resize(a,9);
    z <= p(8);
end arch;
```

















WHICH IS THE DIFFERENCE?

```
library ieee; lib
use ieee.std_logic_1164.all; use
entity and1 is ent
port (a,b: in std_logic;
    z : out std_logic);
end and1; end
architecture arch of and1 is arc
signal p: std_logic;
begin p <= a AND b;
z <= p;
end arch; end
```

```
library ieee;
use ieee.std_logic_1164.all;
entity and2 is
    port (a,b: in std_logic;
        z : out std_logic);
end and2;
architecture arch of and2 is
    signal p: std_logic;
begin
    z <= p;
    p <= a AND b;
end arch;
```

LAB 2: KEYBOARD

- Connect a Keyboard to the DE2 board.
- Detect codes of the keyboard (numbers pushed).
- Show the code that is received using LEDs.
- Show the number pushed in the 7-segment display.
- Create a test bench to test the circuit.

CHECKLIST FOR LECTURE 3

- Sign extension, truncation, overflow.
- Combinational circuits: adders, subtracters, multipliers, constant multipliers, dividers.
- VHDL language: resize, +, *, -, the order of the statements in VHDL does not matter.

AT HOME

- Review the checklist for lecture 3 and check that you understand all the concepts and you know how to use them.
- Have a look at Lab 2
- Complete and submit answers to Assignment 1 if you have not done that yet. Deadline 7/9 at 08.15 (before lecture 5)
- Do the Assignment 2. It has to be submitted in Lisam before end of 9/9.