OLNGS UNIVA	No	Rev	Date	Repo/Cou	irse	Page	
ANT OF THE T	1004	2011031 6	2011-03-16	ANTIK		1 of 7	
En to	Title	TSEI09, Analog Integrated Circuits, 2011-03-16					
WGS UNIVER	File	TSEI09_1005_XQ_exam_20110316.odt					
Linköping University	Туре	XQ Wri	tten exam, TEN1	Area	es : docs : cour	ses : antik	
INSTITUTE OF TECHNOLOGY	Create d	J Jacob W	likner	Approved	I J Jacob Wikner		
	Issued	J Jacob W	íkner, jacwi50	Class	Public		

TSEI09, Analog Integrated Circuits, 2011-03-16 Written exam, TEN1

Date and time	2011-03-16, 14.00 - 18.00				
Location(s)	TER3 (25 copies printed)				
Responsible teacher	J Jacob Wikner, jacwi50, +46-70-5915938				
Aid	Any written and printed material, including books and old exams.				
	Note! No pocket calculators, no laptops, no iPods, no telephones, no internet connection.				
Instructions	A maximum of 25 points can be obtained from the written exam. Three points can be obtained from quizzes. In total: 10 points are required to pass, 15 for a grade four, and 20 for a grade five.				
	* Hint! Be strategic when you pick exercises to solve. You have five exercises in four hours and you could therefore spend some 45 minutes on each exercise. That leaves you 15 minutes to relax				
	Note that a good motivation to your answer must be included in your solutions in order to obtain maximum number of points! With "motivation" mathematical derivations are understood (and not only text).				
	Also note that the questions in this exam are divided into logical sections.				
	You may use Swedish, English or German in your answers.				
	Notice that some questions are "hidden" in the text and therefore: read the instructions carefully!				
	* Notice also that eventhough you do not fully know the answer, please add some elaborations on your reasoning around the question. Any (good) conclusions might add up points in the end.				
Results	Available by 2011-03-31 (hopefully)				

Outline

1.CMOS, etc. (5 p)	2
2.Noise (5 p)	3

This document is released by Electronics Systems (ES), Dep't of E.E., Linköping University. Repository refers to ESPrint Date: 01/11/12, 09:51

isting Duly the	No	Rev	Date	Repo/Course	Page	
Linköping University	1004	20110316	2011-03-16	ANTIK	2 of 7	
The supervised INSTITUTE OF TECHNOLOGY	Title	TSEI09, Analog Integrated Circuits, 2011-03-16			ID jacwi50	
3.OP/OTA, Stability (5 p)					4	

3.0P/0TA, Stability (5 p)	'	4
4.Gain Stages, Speed, etc. (5 p)	!	5
5.Miscellaneous (5 p)		6



1. CMOS, ETC.

(5 P)

Consider the circuit in Figure 1.1 below. An input signal is fed as a **current** at the primary side of a current mirror. The two transistors are equally large and have an aspect ratio of W/L.

1) Sketch the **transimpedance of the circuit** (i.e., the output voltage as function of input current).

2) Clearly **indicate the operating regions** for both transistors in the graph. Use the following regions: linear, saturation, subthreshold, and cut-off.

3) What is the **maximum transimpedance** (i.e., "gain") you can obtain in this circuit? For which i_{in} does this happen?

Make valid assumptions and motivate them well.



Figure 1.1: Current mirror with passive load.

- x This exercise will show that you have understood basic small-signal properties and the relations between them. Make valid assumptions and motivate them well.
- *x* Sketch does not mean: draw with infinite accuracy, but maintain something realistic.



RevDateRepo/Course201103162011-03-16ANTIKTSEI09, Analog Integrated Circuits, 2011-03-16

Page 4 of 7 ID jacwi50

2. NOISE

(5 P)

x NOTE! This exercise is fairly "simple", or at least straightforward this time. Present your solutions very clearly. Show all the steps and motivate well to get full points!!!

Consider the circuit in Figure 2.1. The input voltage, v_{in} , is connected to the PMOS and the current mirror sets the bias current through the active device.

1) Derive a compact expression of the total output noise power!

2) Derive the input-referred noise spectral density!

3) Express and sketch how the total output noise power depends on the bias current, I_0 !

Only consider the thermal noise of the transistors. Make valid assumptions and motivate them well!



Figure 2.1: Phew! Three transistors...

x Tip! Use symmetries to speed up your conclusions.

× Don't forget that you have to consider the **total noise power** at the output. Hint: use the noise brickwall bandwidth: $p_1/4$ (see for exampleJohns Martin). University 1004 Title

 Rev
 Date
 Repo/Course

 4
 20110316
 2011-03-16
 ANTIK

 e
 TSEI09, Analog Integrated Circuits, 2011-03-16

3. OP/OTA, STABILITY

OK, so a question on stability in amplifiers, etc. Consider the configuration in Figure 3.1, which consists of a current mirror and two other transistors. One can see that this is a simplified version of a current-mirror OTA. You can safely assume that all transistors operate in their saturation regions. Obviously it is a kind of two-stage amplifier (?) and you would have a parasitic capacitance, C_p , as indicated in the figure.

Assume the following: (1) $C_{gs} \approx C_{ox} WL/2$ is the dominating capacitor of a single NMOS transistor and for simplicity (2) $g_{mp} = 4 \cdot g_{mn}$.

For which values of C_L does the circuit have a 45-degree phase margin (and more)? Sketch how this relates on the mirror ratio.

Make valid assumptions and motivate them well!





 v_{in} v_{bias} C_L $C_p=?$ v_{out} 1:K

x Once again! Any (reasonable) try to answer the question can give you credits!

- *x* And once again! Do not forget to present your results properly!
- $\tan^{-1}(\text{large number}) \approx 90$ degrees, $\tan^{-1}(1) = 45$ degrees.
- x In the Bode plot: for each pole you pass, you drop 90 degrees.
- *x* Hint! Assume the poles are well separated to simplify the maths!
- x How large is C_p ?







Page 6 of 7 ID jacwi50

GAIN STAGES, SPEED, ETC. 4.

No

Consider the multi-stage comparator in Figure 4.1 below. It consists of Ncascaded gain stages. All transistors operate in their saturation regions.

All the DC voltages are the same. i.e., at DC: $v_{in} = v_0 = v_1 = v_2 = \dots = v_N = v_{out} = V_{DD}/2.0$ they are all at half the supply voltage for maximum swing. Make life easy for yourself, assume $V_r = 0$ too.

Assume the gate-source capacitance $(C_{\alpha} \approx C_{\alpha} W L/2)$ is dominating over other capacitors.

1) Find a compact expression on the **total DC gain** of the circuit.

2) Find a compact expression of the **total transition delay** through the circuit.

And don't forget the tips below... and make the assumptions you need.



Figure 4.1: Some differential pair of some kind.

- x Finding a compact expressions implies in this context: "Minimize the number of parameters and express in terms of V_{DD} , N, and physical parameters."
- x What is the relationship between the pole and the time constant of a circuit? Remember the lecture on comparators and speed!
- x Since all DC voltages are equal, what does that imply on the currents for balancing the stages? Remember one of the quizzes!
- x This exercises is easier than you think! Put at least some effort into it before you give up

(5 P)

No Linköping University INSTITUTE OF TECHNOLOGY

Date **Repo/Course** Rev 1004 20110316 2011-03-16 ANTIK Title TSEI09, Analog Integrated Circuits, 2011-03-16 Page 7 of 7 ID jacwi50

5. MISCELLANEOUS

x Deliberately there are no pictures associated with these exercises. Fill in the gaps yourself if you want to... Draw a figure as you think it was explained and then solve accordingly. Do not forget to present your results well!

Please find some various, miscellaneous questions covering the lecture material and guizzes:

5.1 Data converters

Assume you implement an $\frac{N}{N}$ -bit flash ADC for a 1-V range. Further on, assume that the area of a comparator is inversely proportional to the LSB voltage it needs to be able to detect.

How does the total area of a flash ADC scale with the number of bits given a fixed, overall voltage range it should convert?

5.2 Performance measures

We touched upon this one in one of the lectures: assume you have an output voltage from a common-source stage with passive load given by

$$V_{out}(t) = V_{DD} - R_L V_{eff}^2(t) \text{ where } V_{eff} = V_{DC} + v_a \sin(\omega t)$$
(5.1)

Find a compact expression for the **spurious free dynamic range (SFDR)** at the output! Make valid assumptions and motivate them well. (If you do not know what SFDR is, pick some other clever performance measure...)

5.3 CMOS basics (bulk effects)

x This is for those who have studied a bit extra...

Assume you implement a current source with PMOS transistors sourcing current from the positive supply (VDD). Now, we have two options: (1) connect the bulk of the cascode to either VDD or (2) to the node between the source and cascode transistor.

Elaborate on pros and cons with this approach. Refer to (a) bandwidth, (b) noise, (c) swing, and (d) output resistance (at DC).

(5 P)

(1 p)

(2 p)

(2 p)