Lecture 7: DMA, lab3, testbenches



TSEA44: Computer hardware - a system on a chip

2022-11-29

# **Today**

- Hints for documentation
- DMA
- Lab3
- Testbenches



2022-11-29

3

#### **Practical** issues

- tftp sometimes generate "not a typewriter" error
  - File may still have been correctly transfered
  - Verify size of transmitted and recieved file using
     ls -l
- Download file from FPGA system using firefox
  - Copy file to /mnt/htdocs/
  - Modify path in url to download file
     192.168.0.232/testfile



TSEA44: Computer hardware - a system on a chip

2022-11-29

# Lab reports

- Lab1: Section 3.7.2 is good reading
  - Specifies what to include (code, diagrams, state graphs)
  - Specifies things to discuss in the report
  - Do not forget to read the rest of the chapter!
- Same type of section found for the other lab tasks also
- Include all code you have written/modified
  - Assume the reader have access to the original lab setup



2022-11-29

5

# **Creating schematics**

- Alternatives
  - Openoffice/libreoffice diagram tool (I use this for slides)
  - Inkscape (potentially very nice looking, very cumbersome though)
  - Dia (decent if you have RTL library for it)
  - TikZ (if you really like latex)
  - MS Paint (I'm only kidding)
  - Hand drawn schematics from whiteboard/paper
    - Quality problems...
  - Visio (if you have a license for it)
  - Draw.io (lacks some symbols)



Packed arrays, how to use them

left to right, right first
logic [11:0] tm1[0:7][0:7];

tm1[0][0] // DC component
tm2[0][0] // -"
tm2[0] // tm2[0:7][0] //

LULINKOPING
UNIXOPING
UNIXOP


2022-11-29


# Array slicing

The size of the part select or slice must be constant, but the position can be variable.

```
logic [31:0] b;
logic [7:0] a1, a2;
a1 = b[x -: 8];  // OK fixed width
a2 = b[y +: 8];  // OK fixed width
d = b[x:y];  // not OK
```








2022-11-29 1


# Address generation


- We want to transfer block by block (8x8)
- Address generator must know format (width, height) of image





testbild.raw

















2022-11-29 18

# Burst cycle types

Signal group	Value	Description
cti	000	Classic cycle
	001	Constant address burst cycle
	010	Incrementing burst cycle
	011-110	Reserved
	111	End of burst
bte	00	Linear burst
	01	4-beat wrap burst
	10	8-beat wrap burst
	11	16-beat wrap burst




TSEA44: Computer hardware - a system on a chip


2022-11-29 19

# **Burst access**

- Note: Only the SRAM memory controller i the Leela memory controller has burst support
  - It is a graphics controller not used in our lab setup







2022-11-29 22

Bergeron, Janick:


Writing testbenches


using System Verilog.

#### **Testbenches**

Spear,Chris: System Verilog for verification. Springer










TSEA44: Computer hardware - a system on a chip

2022-11-29 23

# **Testbenches**




Like an FSM (same as DUT)

- complicated to design
- hard to test timing
- hard to test flow

Like High-Level Software (very different from DUT)

- · easy to design
- easy to test timing
- easy to test flow






TSEA44: Computer hardware - a system on a chip 2022-11-29 25 Testbench: top level rst = 1'b1; logic wishbone wb(clk,rst), wbm(clk,rst); initial begin #75 rst = 1'b0; always #20 clk = ~clk; // Instantiate the tester tester tester0(); // Instantiate the drivers wishbone\_tasks wb0(.\*); // Instantiate the DUT jpeg\_top dut(.\*); mem mem0(.\*);
endmodule // jpeg\_top\_tb LINKÖPING UNIVERSITY


```
2022-11-29
TSEA44: Computer hardware - a system on a chip
                                                                                                   26
 Testbench: Hi-level tester
program tester();
  int result = 0;
  int d = 32'h01020304;
  initial begin
    for (int i=0; i<16; i++) begin</pre>
      jpeg_top_tb.wb0.m_write(32'h96000000 + 4*i, d); // fill inmem
       d += 32'h04040404;
    jpeg_top_tb.wb0.m_write(32'h96001000, 32'h01000000); // start ax
    while (result != 32'h80000000)
       jpeg_top_tb.wb0.m_read(32'h96001000, result);
       for (int j=0; j<8; j++) begin
  for (int i=0; i<4; i++) begin</pre>
                                                                  // print outmem
           jpeg_top_tb.wb0.m_read(32'h96000800 + 4*i + j*16,result);
$fwrite(1,"%5d ", result >>> 16);
$fwrite(1,"%5d ", (result << 16) >>>16);
         end
         $fwrite(1,"\n");
      end
endprogram // tester
LINKÖPING
UNIVERSITY
```


TSEA44: Computer hardware - a system on a chip 2022-11-29 27 Testbench: mem module mem(wishbone.slave wbm); logic [7:0] rom[0:2047]; logic [1:0] state; logic [8:0] adr; integer blockx, block blockx, blocky, x, y, i; initial begin // A test image, same as dma\_dct\_hw.c for (blocky=0; blocky<`HEIGHT; blocky++) for (blockx=0; blockx<`WIDTH; blockx++)</pre> for (i=1, y=0; y<8; y++)
 for (x=0; x<8; x++)
 rom[blockx\*8+x+(blocky\*8+y)\*`PITCH] = i++; // these are not wishbone cycles</pre> assign wbm.err = 1'b0; assign wbm.rty = 1'b0; always\_ff @(posedge wbm.clk) if (wbm.rst) assign wbm.ack = state[1]; state <= 2'h0; always\_ff @(posedge wbm.clk)
 adr <= wbm.adr[8:0];</pre> case (state)
 2'h0: if (wbm.stb) state <= 2'h1;
 2'h1: state <= 2'h2;</pre> 2'h2: state <= 2'h0; endmodule // mem LINKÖPING UNIVERSITY

```
2022-11-29
TSEA44: Computer hardware - a system on a chip
                                                                                                                                 28
 DMA? Easy!
...
// Init DMA-engine
jpeg_top_tb.wb0.m_write(32'h96001800, 32'h0);
          jpeg_top_tb.wb0.m_write(32'h96001804, ?);
jpeg_top_tb.wb0.m_write(32'h96001808, ?);
jpeg_top_tb.wb0.m_write(32'h9600180c, ?);
          jpeg_top_tb.wb0.m_write(32'h96001810, ?);
                                                                                             // start DMA engine
          for (int blocky=0; blocky<`HEIGHT; blocky++) begin</pre>
               for (int blockx=0; blockx<`WIDTH; blockx++) begin
// Wait for DCTDMA to fill the DCT accelerator
                    result = 0;
                       ile (?) // wait for block to finish jpeg_top_tb.wb0.m_read(32'h96001810, result);
                    while (?)
                    $display("blocky=%5d blockx=%5d", blocky, blockx);
                   for (int j=0; j<8; j++) begin
  for (int i=0; i<4; i++) begin
    jpeg_top_tb.wb0.m_read(32'h96000800 + 4*i + j*16, result);
    $fwrite(1,"%5d ", result >>> 16);
    $fwrite(1,"%5d ", (result << 16) >>>16);
}
                        $fwrite(1, "\n");
              jpeg_top_tb.wb0.m_write(?);
end
                                                                                    // start next block
 LINKÖPING
UNIVERSITY
```

```
TSEA44: Computer hardware - a system on a chip
                                                     task m_read(input [31:0] adr,
   wishbone_tasks.sv
                                                                 output logic [31:0] data);
                                                         begin
                                                        @(posedge wb.clk);
                                                        wb.adr <= adr;
wb.stb <= 1'b1;
May/may not consume time
                                                        wb.we <= 1'b0;
May/may not be synthable
                                                        wb.cyc <= 1'b1;
Do not contain always/initial
                                                        wb.sel <= 4'hf;
Do not return values. Pass via output
                                                        @(posedge wb.clk);
module wishbone_tasks(wishbone.master wb);
                                                        while (!oldack) begin
  int result = 0;
                                                          @(posedge wb.clk);
   reg oldack;
                                                          #1;
   reg [31:0] olddat;
                                                        end
   always_ff @(posedge wb.clk) begin
                                                        wb.stb <= 1'b0;
                                                        wb.we <= 1'b0;
wb.cyc <= 1'b0;
      oldack <= wb.ack;
      olddat <= wb.dat i;
                                                        wb.sel <= 4'h0;
   end
                                                        data = olddat:
      adr
             m_read
                                                     endtask // m_read
     data
                                                     // ***********
                                                     task m_write(input [31:0] adr,
                                                                  input [31:0] dat);
             m write
                                                        // similar to m_read
                                                      <u>endtask // m_write</u>
                                                  endmodule // wishbone_tasks
   LINKÖPING
UNIVERSITY
                                                                                         29
```








2022-11-29 33

# program block

- Purpose: Identifies verification code
- A program is different from a module
  - Only initial blocks allowed
  - Executes last
  - (module -> clocking/assertions -> program)
  - No race situation in previous example!

The Program block functions pretty much like a C program Testbenches are more like software than hardware





2022-11-29 35


# Clocking block

SystemVerilog adds the clocking block that identifies clock signals, and capture the timing and synchronization requirements of the blocks being modeled.

A clocking block assembles signals that are synchronous to a particular clock, and makes their timing explicit.

The clocking block is a key element in cycle-based methodology, which enables users to write testbenches at a higher level of abstraction. Rather than focusing on signals and transitions in time, the test can be defined in terms of cycles and transactions.


#### Possible to simulate setup and hold time





```
2022-11-29 36
TSEA44: Computer hardware - a system on a chip
Clocking block
                                           module tb();
                                                           clk = 1'b0;
                                              logic
                                              logic
                                                           rst = 1'b1;
interface wishbone(input clk,rst);
  wire stb, ack;
                                              // instantiate a WB
                                              wishbone wb(clk,rst);
   clocking cb @(posedge clk);
      input ack;
                                              initial begin
      output stb;
                                                #75 rst = 1'b0;
   endclocking // cb
   modport tb (clocking cb,
                                              always #20 clk = ~clk;
                input clk,rst);
                                              // Instantiate the DUT
endinterface // wishbone
                                              jpeg_top dut(.*);
                                              // Instantiate the tester
                                              tester tester0(.*);
                                              mem mem0(.*);
                                           endmodule // jpeg_top_tb
LINKÖPING
UNIVERSITY
```

```
TSEA44: Computer hardware - a system on a chip
                                                                     2022-11-29 37
Clocking block
program tester(wishbone.tb wb);
                                                 module jpeg_top(wishbone wb);
                                                    reg state;
   initial begin
                                                    assign wb.ack = state;
       for (int i=0; i<3; i++) begin
          wb.cb.stb <= 0;
                                                    always_ff @(posedge wb.clk)
          ##1;
                                                       if (wb.rst)
          wb.cb.stb <= 1;
                                                         state <= 1'b0;
          while (wb.cb.ack==0)
                                                       else if(state)
                                                         state <= 1'b0;
             ##1;
                                                       else if (wb.stb)
state <= 1'b1;</pre>
       end
   end
endprogram // tester
                                                 endmodule // jpeg_top
                                 stb
                                 ack
LINKÖPING
UNIVERSITY
```



2022-11-29 3

# **Object Oriented Programming**

- SV includes OOP
- Classes can be defined
  - Inside a program
  - Inside a module
  - Stand alone




```
2022-11-29
TSEA44: Computer hardware - a system on a chip
 OOP
 program class_t;
                                                                 // Function in class (object method)
   function integer get_size();
   class packet;
   // members in class
                                                                          begin
        integer size;
                                                                             get_size = this.size;
       integer payload [];
integer i;
                                                                       endfunction
        // Constructor
                                                                    endclass
        function new (integer size);
          begin
                                                                    packet pkt;
             this.size = size;
payload = new[size];
for (i=0; i < this.size; i ++)
                                                                    initial begin
  pkt = new(5);
                payload[i] = $random();
                                                                       pkt.print();
$display ("Size of packet %0d",
        endfunction
                                                                                     `pkt.get_size());
        // Task in class (object method)
task print ();
                                                                endprogram
             $write("Payload : ");
             for (i=0; i < size; i ++)
    $write("%x ",payload[i]);
$write("\n");</pre>
          end
        endtask
  LINKÖPING
UNIVERSITY
```

2022-11-29 41

#### What is an assertion?


A concise description of [un]desired behavior



"After the request signal is asserted, the acknowledge signal must come 1 to 3 cycles later"

Tom Fitzpatrick, SystemVerilog for VHDL Users, DATE'04





2022-11-29 43

#### **Assertions**


- · Assertions are built of
  - 1. Boolean expressions
  - 2. Sequences
  - 3. Properties
  - 4. Assertion directives



2022-11-29

# Sequential regular expressions

- Describing a sequence of events
- Sequences of Boolean expressions can be described with a specified time step in-between
- ##N delay operator
- [\*N] repetition operator



```
sequence s1;
  @(posedge clk) a ##1 b ##4 c ##[1:5] z;
endsequence
```



TSEA44: Computer hardware - a system on a chip

2022-11-29 45

# **Properties**

- Declare property by name
- Formal parameters to enable property reuse
- Top level operators
   not desired/undesired
   disable iff reset
   |->, |=> implication

```
property p1;
disable iff (rst)
   x |-> s1;
endproperty
```

LINKÖPING UNIVERSITY

2022-11-29 46

#### **Assertion Directives**

- assert checks that the property is never violated
- cover tracks all occurrences of property
   a1: assert p1 else \$display("grr");

LINKÖPING UNIVERSITY

TSEA44: Computer hardware - a system on a chip

2022-11-29 47

#### Coverage

- Code coverage (code profiling)
  - reflects how thorough the HDL code was exercised
- Functional Coverage (histogram binning)
  - perceives the design from a user's or a system point of view
  - Have you covered all of your typical scenarios?
  - Error cases? Corner cases? Protocols?
- Functional coverage also allows relationships,
  - "OK, I've covered every state in my state machine, but did I ever have an interrupt at the same time? When the input buffer was full, did I have all types of packets injected? Did I ever inject two errorneous packets in a row?"




```
2022-11-29
                                                                                               48
TSEA44: Computer hardware - a system on a chip
                                                  memory mem = new();
 Coverage
                                                   // Task to drive values
                                                  task drive (input [7:0] a, input [7:0] d,
                                                                input r);
     DUT With Coverage
                                                     #5 en <= 1;
module simple_coverage();
                                                     addr <= a;
                                                            <= r;
logic [7:0]
             addr;
                                                     data <= d;
logic [7:0] data;
                                                           <= ^d;
                                                     par
logic
              par;
                                                     $display ("@%2tns Address :%d data %x,
logic
              rw;
                                                                rw %x, parity %x",
$time,a,d,r, ^d);
logic
              en;
                                                     #5
                                                            en <= 0;
// Coverage Group
                                                            <= 0;
covergroup memory @ (posedge en);
                                                     data <= 0;
  address : {\color{red} \textbf{coverpoint}} \ addr \ \{
                                                           <= 0;
                                                     par
    bins low = {0,50};
bins med = {51,150};
                                                     addr <= 0;
    bins high = \{151, 255\};
                                                  endtask
  parity: coverpoint par {
                                                  // Testvector generation
    bins even = {0};
bins odd = {1};
                                                  initial begin
                                                    en = 0;
repeat (10) begin
  read_write : coverpoint rw {
  bins read = {0};
                                                       drive ($random,$random);
    bins write = {1};
                                                     #10 $finish;
endgroup
LINKÖPING
UNIVERSITY
```


```
TSEA44: Computer hardware - a system on a chip
                                                                                            2022-11-29
                                                                                                         49
 Report
   @ 5ns Address: 36 data 81, rw 1, parity 0
  © 15s Address: 36 data 04, rw 1, parity 1

© 25ns Address: 101 data 12, rw 1, parity 1

© 35ns Address: 13 data 76, rw 1, parity 1

© 45ns Address: 237 data 8c, rw 1, parity 1
                                                      ModelSim says:
   @COVERGROUP COVERAGE5, rw 0, parity 0
    <del>065ns-Address :229 data-7-7, rw-0, parity-0</del>
                                                          Goal/ Status
   @Covergroupss:143 data f2, rw 0, parity Metric
                                               At Least
     TYPE /simple_coverage/memory
                                                44.4%
                                                            100 Uncovered
       Coverpoint memory::address
                                                33.3%
                                                            100 Uncovered
         covered/total bins:
                                                 1
                                                         1 Covered
          bin low
          bin med
                                                 0
                                                         1 ZERO
         bin high
                                                         1 ZERO
       Coverpoint memory::parity
                                                50.0%
                                                            100 Uncovered
                                                                                        Report
          covered/total bins:
                                                 9
                                                         1 Covered
          bin even
                                                                                     generator:
          bin odd
                                                 0
                                                         1 ZERO
       Coverpoint memory::read_write
                                               50.0%
                                                           100 Uncovered
          covered/total bins:
                                                1
          bin read
                                                9
                                                         1 Covered
                                                        1 ZERO
          bin write
    TOTAL COVERGROUP COVERAGE: 44.4% COVERGROUP TYPES: 1
 LINKÖPING
UNIVERSITY
```





2022-11-29 52


# Constrained randomization


LINKÖPING UNIVERSITY


TSEA44: Computer hardware - a system on a chip

2022-11-29 53

# Parallel threads







join\_none

LINKÖPING UNIVERSITY



www.liu.se

