
TSEA44: Computer hardware - a system on a chip

Lecture 6: Design for FPGAs


Material by Andreas Ehliar


iter hardware – a system on a chip	2019-11-26	2
ау		
luence of goal hardware on architecture and o	code sty	le
otivation		
Clock speed		
Area		
Power		
get FPGA architecture: Xilinx FPGA with 4-inp	ut LUTs	
Same as VirtexII used in lab		
Later generations use 6-input LUTs, but same can be used	e ideas	
	otivation Clock speed Area Power rget FPGA architecture: Xilinx FPGA with 4-inp Same as VirtexII used in lab Later generations use 6-input LUTs, but same	AY Iuence of goal hardware on architecture and code sty otivation Clock speed Area Power rget FPGA architecture: Xilinx FPGA with 4-input LUTs Same as VirtexII used in lab Later generations use 6-input LUTs, but same ideas





2019-11-26 4 TSEA44: Computer hardware - a system on a chip To get the best out of the FPGA • Understand the architecture • Use suitable descriptions


- Use available tools to extract implementation information
 - FPGA editor
 - Floorplanner
 - Planahead
 - Datasheets
- Timing reports



























- Invert output, set output to one or zero
- Tricky variants based on a,b, and s[0]
- How many 4-input LUTs needed for a 4-to-1 mux (without MUXFx components)?






























Dealing	with	negative	numbers	
Deaning	VVILII	negative	numbers	


- Idea: Take absolute value of dividend and divisor
- Negate quotient and remainder if necessary
- For a 32 bit divider this seems to require around 128 extra LUTs...

















TSEA44: Computer hardware - a system on a chip

2019-11-26 33

2019-11-26 34

Manual instantiation of flip-flops

- Allows you to ensure that the correct signals are corrected to the D, CE, and SR inputs
 - XST (Xilinx own synthesis tool, not used in the lab) often seem to select the wrong input for SR
 - Background: SR input is quite slow compared to D input
- Can sometimes be avoided by rewriting the code or using synthesis attributes
- Often easier to just instantiate flip-flop primitives directly

TSEA44: Computer hardware - a system on a chip

Manual instantiation of Memories and DSP Blocks

· Well documented in various application notes

TSEA44: Computer hardware - a system on a chip

Synthesis attributes

• A convenient way to force the synthesis tool to do what you mean


2019-11-26 35


• In VHDL:


attribute keep : string; attribute keep of mysignal: signal is "TRUE"


- In Verilog:
 - (* KEEP = "TRUE" *) wire mysignal;
- Note: Synthesis attributes discussed here are for XST, not Precision!
 - (Read the Precision manual)


2099120 2019 2099120 2019 2099120 2019 Synthesis attribute KEEP Preserves the selected signal Use case: The synthesis tool makes a bad optimization decision. By using KEEP you can ensure that a certain signal is not hidden inside a LUT and hence guide the optimization process

















TSEA44: Computer hardware – a system on a chip	2019-11-26	44
4-to-1 multiplexer using two LUT4		
-		_

