

# TSEA44: Computer hardware – a system on a chip

Lecture 5: Lab2 intro, Pitfalls when coding, debugging


## Lab 2 – A JPEG accelerator

1. Design HW
2. Change existing software jpegfiles under uCLinux
  - a) insert your accelerator
  - b) insert your DMA
  - c) insert your instruction


## Agenda

- Lab2 introduction
- Pitfalls when writing code
- Debugging


## Our FPGA computer with accelerator



## Raw image format in memory




0x00ff00ff




8 bit pixels [0,255]  
4 pixels/word  
Somewhere 128  
must be subtracted  
from each pixel!

## Testcases available

- Lab page of the course webpages
- Includes code for quantization




## Proposed architecture




## DCT module

- Given to you
  - 1D DCT
  - 8 in ports (12 bits), 8 out ports (16 bits)
  - Fix point arithmetic
  - Straightforward implementation of Loeffler's algorithm

### Proposed architecture




### Proposed architecture




### Transpose Memory


- Rearrange rows to columns
  - Use distributed RAM
    - Synchronous write
    - Asynchronous read



### Proposed architecture




### Proposed architecture



### Some notes on the WB I/F


- Be careful with wb.ack



### Some ideas


You can read 8 pixels per clock, if you use both ports

You can rebuild the BRAM to a FIFO



### Test benches – 2 alternatives

1) Simulate the whole computer – make sim




Insert some code in the beginning of the monitor `mon2.c`

There are some alternatives to uncomment

Tip: You can write to parport to make it easier to find things in ModelSim

## Test benches – 2 alternatives

### 2) Simulate the accelerator – make sim\_jpeg



## Potential pitfalls when creating a design

- What can go wrong?
  - Design mistakes
  - Synthesis errors
  - Runtime errors
- Crossing clock domains
  - Handshaking
  - Asynchronous FIFOs

## wb\_tasks.sv

```

module wishbone_tasks(wishbone.master wb);
  int result = 0;
  reg oldack;
  reg [31:0] olddat;

  always @(posedge wb.clk) begin
    oldack <= wb.ack;
    olddat <= wb.dat_i;
  end

  task m_read(input [31:0] adr, output logic [31:0] data);
    begin
      @(posedge wb.clk);
      wb.adr <= adr;
      wb.stb <= 1'b1;
      wb.we <= 1'b0;
      wb.cyc <= 1'b1;
      wb.sel <= 4'hf;

      @(posedge wb.clk);
      #1;
      while (!oldack) begin
        data = olddat;
      end
      endtask // m_read
    end
  endmodule // wishbone_tasks
  
```

## A design bug

- Symptom: The boot sequence of uClinux hangs after a second when the lcache is on.
- Uclinux boots ok with lcache off
- No problems detected in the monitor when the icache is on

## First try

- Modify the testbench so uClinux is present in SDRAM models
- Add interesting signals to the wave window
- Run the simulation over night

## Handling long simulation runtimes

- Use checkpointing to reduce/eliminate the need for logging
  - Add no signals to wave window (and log for that matter)
  - Modify UART so printouts are displayed in the transcript window (using \$display())
  - run 100 ms; checkpoint 100ms.chk
  - run 100 ms; checkpoint 200ms.chk
  - run 100 ms; checkpoint 300ms.chk
  - ...

## Oops...


- In the morning the simulation was not running any longer
- The log files had filled up all free space on the fileserver...
  - ... which promptly crashed, causing all sorts of merriment

## Handling long simulation runtime, cont.

- Now you can pinpoint the time interval where the crash happened
  - Restore the checkpoint in Modelsim that occurred closest before the actual crash
  - vsim -restore 600ms.chk
  - Debug as usual (by adding signals to wave window/etc)

## So what was the bug?

- Cacheline filled up incorrectly (AAAA AAAA CCCC DDDD instead of AAAA BBBB CCCC DDDD)



## Clock domain crossing

- Why do we need synchronous designs?
  - Race conditions
  - Metastability
- Crossing clock domains
  - (Avoid if possible)
  - Using handshakes
  - Using asynchronous FIFOs
  - Your own solution
    - (Only if you like debugging systems where bugs cannot be deterministically reproduced...)
- Do not forget that the reset signal has to be passed to each clock domain!


## What if you cannot find a bug during simulation?

- Very likely you have some undefined behavior in your design
  - Race condition in RTL code (blocking vs non-blocking assignment)
  - Incorrect use of "don't cares"
  - You are not crossing clock domains correctly
  - etc.
- Not so likely:
  - You have triggered a bug in the CAD tools

## Troubleshooting

- Post Place-and-Route (PAR) simulation
  - Generate a new netlist using netgen
  - Simulation done with LUTs and FF

Available for lab0!  
make sim\_lab0\_sdf  
See lab webpage



32-bit add/sub example:  
Output s takes 15ns to stabilize after sub 0->1

## Testbenches that work with PAR netlists

- Avoid violating setup and hold times of flipflops
  - Delay test values
- Test results at the end of the clock cycle

– Test values at	initial begin // Test adder
the clock cycle	@(posedge clk);
transition, before	#4; // delay after clockedge
updates moved	a <= 5;
on from input	b <= 3;
flipflops	@(posedge clk);
	if (result != 8) begin
	\$display("Adder fail");
	\$stop;
	end
	end

## Simulation ok, but still not working?

- Add measurement logic to the FPGA Design
  - Use switches and LEDs
- Chipscope/SignalTap
  - Add logic analyzer function to the FPGA design
  - Store samples in blockRAM or similar
  - Communicate with PC over JTAG
- Warning!
  - Many people think signalTap/chipscope replace simulation. It does not! Better to spend time writing better testbench