

# TSEA44: Computer hardware – a system on a chip

Lecture 3: The OR1200 Soft CPU



TSEA44: Computer hardware – a system on a chip

2019-11-07 2

## Agenda

- OR1200
  - Architecture
  - Instruction set
  - C example
- Wishbone bus
  - Cycles
  - Arbitration
  - SV interface
  - Lab 1
- OR12
  - Pipelining etc.



TSEA44: Computer hardware – a system on a chip

2019-11-07 3

## Practical Issues

- Errata at lab webpage (when errors are found)
  - Makefile error found (update ....tsea44/hw/Makefile)
- Lab1 – Lab4 solved in groups of 1-3 student each
  - Not allowed to form group unless all students in the group have a pass on Lab 0
  - List of students with pass on lab0 shown on web page
    - Easier to know who is looking for group members



TSEA44: Computer hardware – a system on a chip

2019-11-07 4

## Practical Issues, cont.


- Once labgroups defined, a shared location will be available
  - /courses/TSEA44/labs/labgrpXX
- To allow everyone in the group access, setup your umask when working in labgrpXX folder
  - umask 7
  - NOTE: Only do this when working in the shared directory
    - Will make all newly created files in e.g. your home folder readable to everyone!



## Some soft CPUs


	<b>Open RISC</b>	<b>Leon</b>	<b>Nios</b>	<b>Micro-Blaze</b>
who	opencores	gaisler	altera	Xilinx
what	verilog	VHDL	netlist	netlist
CPU stages	RISC 5	RISC 5	RISC 6/5/1	RISC 3
cache	Direct IC/DC	IC/DC	IC/DC	IC/DC
MMU	Split IMMU DMMU			
bus	Wishbone simple/Xbar	AMBA (AHP/APB)	Avalon	LMB/OPB/FSL

## Traditional RISC pipeline



## OpenRISC 1200 RISC Core

- 5 stage pipeline
- Single-cycle execution on most instructions
- 25 MIPS performance @ 25MHz
- Thirty-two 32-bit general-purpose registers
- Custom user instructions




## Instruction Set Architecture

- IC and DC compete for the WB
  - Reduce usage of data memory
    - Many register
    - All arithmetic instructions only access registers
    - Only load/store access to memory
  - Reduce usage of stack
    - Save return address in link register r9
    - Parameters to functions in registers

## Instruction set

- Divided into classes:



## Instruction descriptions

### 1.add Add

31	26	25	21	20	16	15	11	10	9	8	7	4	3	0
opcode 0x38	D	A	B	reserved	opcode 0x0	reserved	opcode 0x0							
6 bits	5 bits	5 bits	5 bits	1 bits	2 bits	4 bits	4 bits							

```
1.add rD, rA, rB      ; rD = rA + rB
; SR[CY] = carry
; SR[OV] = overflow
```

### 1.lw Load Word

31	26	25	21	20	16	15	0
opcode 0x21	D	A	I				
6 bits	5 bits	5 bits	16bits				

```
1.lw rD, I(rA)      ; rD = M(exts(I) + rA)
```

## Example of code

```
1.movhi r3,0x1234 // r3 = 0x1234_0000
1.ori r3,r3,0x5678 // r3 |= 0x0000_5678
1.lw r5,0x5(r3) // r5 = M(0x1234_567d)
1.sfeq r5,r0 // set conditional branch
// flag SR[F] if r5==0
1.bf somewhere // jump if SR[F]==1
1.nop // 1 delay slot, always executed
(1 additional HW NOP inserted if jump taken)
```

## Instruction descriptions

### 1.add Add

31	26	25	21	20	16	15	11	10	9	8	7	4	3	0
opcode 0x38	D	A	B	reserved	opcode 0x0	reserved	opcode 0x0							
6 bits	5 bits	5 bits	5 bits	1 bits	2 bits	4 bits	4 bits							

```
1.add rD, rA, rB      ; rD = rA + rB
; SR[CY] = carry
; SR[OV] = overflow
```

### 1.lw Load Word

31	26	25	21	20	16	15	0
opcode 0x21	D	A	I				
6 bits	5 bits	5 bits	16bits				

```
1.lw rD, I(rA)      ; rD = M(exts(I) + rA)
```

## Subroutine jump instruction

### 1.jal Jump and Link

31	26	25	21	20	16	15	11	10	9	8	7	4	3	0
opcode 0x1														
6 bits													26bits	

#### Format:

1.jal N

Example instruction sequence:

JIA: 1.jal N  
DIA: 1.xxx  
DIA+4: 1.yyy

#### Description:


The immediate value is shifted left two bits, sign-extended to program counter width, and then added to the address of the jump instruction. The result is the effective address of the jump. The program unconditionally jumps to EA with a delay of one instruction. **The address of the instruction after the delay slot is placed in the link register.**

#### 32-bit Implementation:

$$\begin{aligned} PC &= \text{exts}(\text{Immediate} \ll 2) + \text{JumpInsnAddr} = 4N + \text{JIA} \\ LR &= \text{DelayInsnAddr} + 4 = \text{DIA} + 4 \end{aligned}$$

## Subroutine jump use

- In this implementation LR (link register) is r9
- A leaf function (no further subroutine calls) does not use the stack



## A very simple C example

```

int sum(int a, int b)
{
    l.add r3,r3,r4 ; a = a+b
    l.ori r11,r3,0x0 ; rv = a
    l.jr r9 ; return
    l.nop

int main(void)
{
    int a=1,b=2, nr;
    nr = sum(a,b);
    return(nr);
}

1.addi r1,r1,0xfffffc ; sp -= 4
1.sw 0x0(r1),r9 ; M(sp)= lr
1.addi r3,r0,0x1 ; a = 1
1.jal _sum
1.addi r4,r0,0x2 ; b = 2
1.lwz r9,0x0(r1) ; lr = M(sp)
1.jr r9 ; return
1.addi r1,r1,0x4 ; sp += 4

```





## Register usage





- ABI = Application Binary Interface





R11	RV function return value
R9	LR (link register)
R3-R8	Function parameters 0-5
R2	FP (frame pointer)
R1	SP (stack pointer)
R0	=0





## The Wishbone Interconnect





- Some features
  - Intended as a standard for connection of IP cores
  - Full set of popular data transfer bus protocols including:
    - READ/WRITE cycle
    - RMW cycle
    - Burst cycles
  - Variable core interconnection methods support point-to-point, shared bus, and crossbar switch
  - Arbitration method is defined by the end user (priority arbiter, round-robin arbiter, etc.)












## In the wishbone end (wb/wb\_top.sv)

```
module wb_top(
    input clk_i, rst_i,
    // Connect to Masters
    wishbone.slave Mx[0:`Nm-1],
    // Connect to Slaves
    wishbone.master Sx[0:`Ns-1]
);
// muxes!
endmodule
```



## In the UART end: lab1/lab1\_uart\_top.sv

```
module lab1_uart_top(wishbone.slave wb,
                      output int_o,
                      input srx_pad_i,
                      output stx_pad_o);


    assign int_o = 1'b0; // Interrupt, not used in this lab

    // Here you must instantiate lab0_uart
    // You will also have to change the interface of
    // lab0_uart to make this work.
    assign wb.dat_i = 32'h0;
    assign wb.ack = wb.stb;
    assign wb.err = 1'b0;
    assign wb.rty = 1'b0;

    assign stx_pad_o = srx_pad_i; // Change this line.. :)

endmodule
```

## Pipelining and diagram



0: ld r1,0xb(r3)  
4: add  
8: sub  
12: xxx

PC	IR	3	4	5
4	ld			
8	add	ld		
12	sub	add	ld	
16	xxx	sub	add	ld
20		xxx	sub	add

## Lab 1 cont.: Performance counters

- Two master ports from CPU
  - M0: instruction fetch
  - M1: data in/out
- Measure time spent on waiting for instructions/data to/from memory
  - Cyc and Stb active
- Measure number of instruction/data words fetch/stored in memory
  - Ack active
- Remember printouts will introduce additional instructions and data transfers
  - Store counter values in local variables before calculating difference and printing

## Pipelining

1.add r3,r2,r1

- fetch from IC (M)
- read r2,r1 from RF
- add
- write back r3 to RF

1.lwz r3,0xb(r1)

- fetch from IC
- read r1 from RF
- add r1 + 0xb
- read operand from DC (M)
- write back r3

1.sw 0xb(r1),r3

- fetch from IC
- read r1,r3 from RF
- add r1 + 0xb
- write operand to DC


4-5 stages?

## Classic RISC pipeline

	PM	RF	ALU	DM
PC	IR	3	4	5
4	Id			
8	add	Id		
12	sub	add	Id	
16	xxx	sub	add	Id
20		xxx	sub	add


- Add,sub do nothing in the DM stage
- Instruction decode and read register simultaneously




## The standard pipeline



## Our RISC pipeline

- IF = Instruction fetch, compute next PC
- ID - Instruction Decode, read registers
- EX – instruction execute, access DM
- WB – Write back register









TSEA44: Computer hardware – a system on a chip 2019-11-07 48

### Block RAM 512x32 simulation model

```
// Generic single-port synchronous RAM model
module (input clk,we,ce,oe,
        input [8:0] addr,
        input [31:0] di,
        output [31:0] doq);
    // Generic RAM's registers and wires
    reg [31:0] mem [0:511];           // RAM content
    reg [31:0] addr_reg;             // RAM address register
    // RAM address register
    always @(posedge clk)
        if (ce)
            addr_reg <= addr;
    // Data output drivers
    assign doq = (oe) ? mem[addr_reg] : 32'h0;
    // RAM write
    always @(posedge clk)
        if (ce && we)
            mem[addr] <= di;

```

l.u LINKOPING UNIVERSITY



## Conditional branch

0:sfeq  
4:bf N  
8:nop  
C:xxx  
...  
20:yyy

- 1 delay slot
- 1 extra HW nop on taken branch

