

TSEA44: Computer hardware – a system on a chip

Lecture 2: A short introduction to SystemVerilog



Practical Issues

- Labs will be in MUX1
 - Schedule update on its way
- 16 computers, all fit in lab?
- If computers stops working (stuck, no respons, unable to login etc.)
 - Contact helpdesk@student.liu.se
 - Include machine name, time, activity
 - Was problems during ht1
- Do not forget to draw block diagrams of your solutions before coding



(System)Verilog





- Assume background knowledge of VHDL and logic design
- Focus on coding for synthesis
 - Testbenches will be mentioned
- Verilog was initially used for **modelling** of hardware, but later where software created that allowed the model to be synthesized into hardware
 - Adds restrictions on how the code should be written



History of Verilog and SystemVerilog

- 1985 Verilog invented, C-like syntax, initial use: modelling of hardware
-> VHDL defined in 1987
- 1995 First standard of Verilog (Verilog-95, IEEE 1364)
- 2001 Extra features added (Verilog-2001, IEEE 1364-2001)
- 2005 Minor extension (Verilog-2005)
- 2005 SystemVerilog standardized (SystemVerilog-2005, IEEE 1800-2005) as an extension to Verilog-2005
- 2009 Merge of SystemVerilog and Verilog (IEEE 1800-2009)





Resetable D-flipflop (synchronous)

```
// This is OK
always @(posedge clk)
begin
  x <= stb;
  if (rst)
    x <= 0;
end

// same as
always @(posedge clk)
begin
  if (rst)
    x <= 0;
  else
    x <= stb;
end
```


```
// This is not OK
// multiple assignment
always @(posedge clk)
begin
  x <= stb;
end

always @(posedge clk)
begin
  if (rst)
    x <= 0;
end
```

SystemVerilog: always_{ff, comb, latch} ~~latch~~

- always blocks does not guarantee capture of intent
- If not edge-sensitive then only a warning if latch inferred

```
// forgot else branch
// a synthesis warning
always @(a or b)
  if (b) c = a;
```



- always_ff, always_comb, always_latch are explicit

- Compiler now knows user intent and can flag errors accordingly

```
// compilation error
always_comb
  if (b)
    c = a;
  else
    c = d;
```


```
// yes
always_comb
  if (b)
    c = a;
  else
    c = d;
```

Reg or wire in Verilog

- 1)

```
always ...
  a <= b & c;
reg both
```
- 2)

```
wire both
assign a = b & c;
```



SystemVerilog relaxes variable use

- A variable can receive a value from one of these:
 - Any number of always/initial blocks
 - One always_ff/always_comb block
 - One continuous assignment
 - One module instance
- We can skip wire/reg, use logic instead

TSEA44: Computer hardware – a system on a chip 2019-11-05 13

Signed/unsigned

- Numbers in Verilog (95) are unsigned. If you write


```
// s and d2 4 bits long, d3 5 bit long
      assign d3 = s + d2;
```

 s and d3 gets zero-extended

```
wire signed [4:0] d3;
reg signed [3:0] s;
wire signed [3:0] d2;

assign d3 = s + d2;
```

s and d3 get sign-extended


l.u LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 15

Blocking vs non-block, combinatorial

```
always_comb begin
  C = A & B;
  E = C | D;
end
```

```
always_comb begin
  C <= A & B;
  E <= C | D;
end
```



Use = for combinational logic

l.u LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 14

Blocking vs non-blocking, sequential

- Blocking assignment (=)
 - Assignments are blocked when executing
 - The statements will be executed in sequence, one after the other
 - Similar to variables in VHDL

```
always_ff @(posedge clk) begin
  B = A;
  C = B;
end
```
- Non-blocking assignment (<=)
 - Assignments are not blocked
 - The statements will be executed concurrently
 - Similar to signals in VHDL

```
always_ff @(posedge clk) begin
  B <= A;
  C <= B;
end
```

Use <= for sequential logic

l.u LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 16

Verilog constructs for synthesis

Construct type	Keyword	Notes
ports	input, inout, output	
parameters	parameter	
module definition	module	
signals and variables	wire, reg	Vectors are allowed
instantiation	module instances	E.g., mymux m1(out, i0, il, s);
Functions and tasks	function, task	Timing constructs ignored
procedural	always, if, then, else, case	initial is not supported
data flow	assign	Delay information is ignored
loops	for, while, forever	
procedural blocks	begin, end, named blocks, disable	Disabling of named blocks allowed

l.u LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 17

Operators

Operator Type	Symbol	Operation
Arithmetic	*	Multiply
	/	Division
	+	Add
	-	Subtract
	%	Modulus
	+ -	Unary plus Unary minus
Logical	!	Logical negation
	&&	Logical and
		Logical or
Relational	>	Greater than
	<	Less than
	>=	Greater than or equal
	<=	Less than or equal
Equality	==	Equality
	!=	inequality

- Note: equal not a single "=" !!!
- Classic problem with C!

L.U LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 19

Parameters

```
module w(x,y);
  input x;
  output y;
  parameter z=16;
  localparam s=3'h1;
  ...
endmodule
```

w w0(a,b);
w #(8) w1(a,b);
w #(z(32)) w2(.x(a), .y(b));

L.U LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 18

Operators

Operator Type	Symbol	Operation
Reduction	~	negation
	~&	nand
		or
	~	nor
	^	xor
	^~	xnor
	^-^	xnor
Shift	>>	Right shift
	<<	Left shift
{3{a}}	{}	Concatenation
	Conditional	?
same as		
{a,a,a}		

L.U LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 20

Constants (really substitution macros)

```
`include "myconstants.v"
`define PKMC
`define S0 1'b0
`define S1 1'b1
```

Important: It is ` , not ' (back tick instead of apostrophe)

```
`ifdef PKMC
...
`else
...
`endif
```

L.U LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 21

Example of an FSM (nextstate + out)

```

//NEXT
always_ff @(posedge clk) begin
  if (rst)
    s <= `S0;
  else
    case (s)
      `S0:
        if (x)
          s <= `S1;
      default:
        if (x)
          s <= `S0;
    end
end

```

```

//OUT
always_comb begin
  case (s)
    `S0: if (x)
      u = 1'b1;
    else
      u = 1'b0;
    default: if (x)
      u = 1'b0;
    else
      u = 1'b1;
  end
end

```

lk.u LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 23

Adding more datatypes, including struct

```

typedef logic [3:0] nibble;
nibble nibbleA, nibbleB;

typedef enum {WAIT, LOAD, STORE} state_t;
state_t state, next_state;

typedef struct {
  logic [4:0] alu_ctrl;
  logic stb, ack;
  state_t state } control_t;
control_t control;

assign control.ack = 1'b0;

```

lk.u LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 22

Alternative FSM (separate register)

```

// COMB
always_comb begin
  ns = `S0; // defaults
  u = 1'b0;
  case (s)
    `S0: if (x) begin
      ns = `S1;
      u = 1'b1;
    end
    default:
      if (~x) begin
        u = 1'b1;
        ns = `S1;
      end
  end
end

```

```

// state register
always_ff @(posedge clk) begin
  if (rst)
    s <= `S0;
  else
    s <= ns;
end

```

This description stops us from adding unintentional extra states and flipflops

lk.u LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 24

System tasks

- Initialize memory from file

```

module test;
reg [31:0] mem[0:511]; // 512x32 memory
integer i;

initial begin
  $readmemh("init.dat", mem);
  for (i=0; i<512; i=i+1)
    $display("mem %0d: %h", i, mem[i]); // with CR
end
...
endmodule

```

lk.u LUND UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 25

Expand testbench functions using tasks

- Tasks are subroutines (like procedures in VHDL)
- Initial statement only in testbenches

my test bench

```

initial begin
    uart1.putstr("s 0");
end

```

computer

uart1

uart_tasks

getch

putch

putstr

clk

tx

rx

computer1

LINHOPING UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 27

In the testbench

```

wire tx,rx;
...
// send a command
initial begin
    #100000 // wait 100 us
    uart1.putstr("s 0");
end

// instantiate the test UART
uart_tasks uart1(.*);

// instantiate the computer
computer computer1(.*);

```

linu LINHOPING UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 26

Tasks example

```

module uart_tasks(input clk, uart_tx,
                   output logic uart_rx);
    initial begin
        uart_rx = 1'b1;
    end

    task getch();
        reg [7:0] char;
        begin
            @(negedge uart_tx);
            #4340;
            #8680;
            for (int i=0; i<8; i++)
                begin
                    char[i] = uart_tx;
                    #8680;
                end
            $fwrite(32'h1,"%c", char);
        end
        endtask // getch
    endtask // putch

    task putstr(input string str);
        byte ch;
        begin
            for (int i=0; i<str.len; i++)
                begin
                    ch = str[i];
                    if (ch)
                        putch(ch);
                    else
                        putch(8'hd);
                end
        end
        endtask // putstr
    endmodule // uart_tb

```

linu LINHOPING UNIVERSITY

TSEA44: Computer hardware – a system on a chip 2019-11-05 28

Lab 0: Build an UART in Verilog, Zedboard

- Clk = 100 Mhz
- Baud rate = 115200
- Full duplex (support concurrent send and receive)

start 1 0 0 0 0 1 0 stop

8.68 us

UART

send reset (BTNU) (BTND)

clk

rx

tx

LED

USBuart

RS232 (Over USB)

SWITCH

LINHOPING UNIVERSITY

TSEA44: Computer hardware - a system on a chip 2019-11-05 29

UCF = User Constraint File, Zedboard

```

NET "clk_i"      LOC = "Y9" | IOSTANDARD=LVCMOS33; // 100 MHz on Zedboard
NET "rst_i"      LOC = "R16" | IOSTANDARD=LVCMOS18; // BTND (downward) on green flexo
NET "send_i"     LOC = "T18" | IOSTANDARD=LVCMOS18; // BTNU (up) on green flexo
// switches
NET "switch_i<0>" LOC = "F22" | IOSTANDARD=LVCMOS18; // SWITCH 0
NET "switch_i<1>" LOC = "G22" | IOSTANDARD=LVCMOS18; // SWITCH 1
NET "switch_i<2>" LOC = "H22" | IOSTANDARD=LVCMOS18; // SWITCH 2
NET "switch_i<3>" LOC = "F21" | IOSTANDARD=LVCMOS18; // SWITCH 3
NET "switch_i<4>" LOC = "H19" | IOSTANDARD=LVCMOS18; // SWITCH 4
NET "switch_i<5>" LOC = "H18" | IOSTANDARD=LVCMOS18; // SWITCH 5
NET "switch_i<6>" LOC = "H17" | IOSTANDARD=LVCMOS18; // SWITCH 6
NET "switch_i<7>" LOC = "M16" | IOSTANDARD=LVCMOS18; // SWITCH 7
// row of LEDs
NET "led_o<0>" LOC = "T22" | IOSTANDARD=LVCMOS33; // LED LD0
NET "led_o<1>" LOC = "T21" | IOSTANDARD=LVCMOS33; // LED LD1
NET "led_o<2>" LOC = "U22" | IOSTANDARD=LVCMOS33; // LED LD2
NET "led_o<3>" LOC = "U21" | IOSTANDARD=LVCMOS33; // LED LD3
NET "led_o<4>" LOC = "V22" | IOSTANDARD=LVCMOS33; // LED LD4
NET "led_o<5>" LOC = "V22" | IOSTANDARD=LVCMOS33; // LED LD5
NET "led_o<6>" LOC = "U19" | IOSTANDARD=LVCMOS33; // LED LD6
NET "led_o<7>" LOC = "U14" | IOSTANDARD=LVCMOS33; // LED LD7
// USBUART Pmos on top row of JB
NET "rx_i"       LOC = "V10" | IOSTANDARD=LVCMOS33; // PMOD B, JB1
NET "tx_o"       LOC = "W11" | IOSTANDARD=LVCMOS33; // PMOD B, JB2

```

Net names must match names used in the module description

l.u LINKOPING UNIVERSITY

TSEA44: Computer hardware - a system on a chip 2019-11-05 31

UCF = User Constraint File, VirtexII

```

CONFIG PART = XC2V4000-FF1152-4 ;

NET "clk_i"      LOC = "AK19"; // 40 MHz in this lab
NET "rst_i"      LOC = "C2"; // SW1 (red) on green flexo
NET "send_i"     LOC = "B3"; // SW2 (black) on green flexo
// blue DIP switch
NET "switch_i<7>" LOC = "AL3"; // SWITCH 1
NET "switch_i<6>" LOC = "AK3"; // SWITCH 2
NET "switch_i<5>" LOC = "AJ5"; // SWITCH 3
...
// row of LEDs
NET "led_o<7>" LOC = "N9"; // LED D4
NET "led_o<6>" LOC = "P8"; // LED D5
NET "led_o<5>" LOC = "N8"; // LED D6
...
// rainbow flat cable
NET "rx_i"       LOC = "M9";
NET "tx_o"       LOC = "K5";
NET "clk"        LOC = "AK19";
...

```

Net names must match names used in the module description

l.u LINKOPING UNIVERSITY

TSEA44: Computer hardware - a system on a chip 2019-11-05 30

Lab 0: Build an UART in Verilog, VirtexII

- Clk = 40 Mhz
- Baud rate = 115200
- Full duplex (support concurrent send and receive)





l.u LINKOPING UNIVERSITY

TSEA44: Computer hardware - a system on a chip 2019-11-05 32

Additional requirements!

- Only transmit one character on rising edge of pushbutton
- The reset state on the LED should indicate the value of your student id:s last two digits.
 - Example: Linus123 should have the value 23 on the LED when reset is applied (and kept there until a value is received on rx).
 - $23 = 16+4+2+1 = 00010111$
- Remember lab 0 is individual

l.u LINKOPING UNIVERSITY



TSEA44: Computer hardware - a system on a chip 2019-11-05 37

Top module (pnr module)

```

`include "timescale.v"
`timescale 1ns / 1ps

module pnr(input clk,rst,stb,
            input [3:0] kb,
            output [3:0] u);




// our design

endmodule

```

* No entity/architecture distinction => just module

l.u LINKOPING UNIVERSITY



TSEA44: Computer hardware - a system on a chip 2019-11-05 41

Decade counter

```

reg [3:0] p;
wire odd,last;

// 10 counter
always_ff @(posedge clk) begin
    if (rst)
        p <= 4'd0;
    else begin
        if (button)
            p <= p+1;
        else
            p <= 4'd0;
    end
end

assign odd = ~p[0];
assign last = (p==4'h9) ? 1'b1 : 1'b0;

```

Digit index start with 1 =>
Odd is complement of LSB

L.U LUND UNIVERSITY

TSEA44: Computer hardware - a system on a chip 2019-11-05 43

ADD Reg2, Mod10 K

```

// ADD
assign d3 = {1'b0,s} + {1'b0,d2}; // unsigned

// REG2 and MOD10
always_ff @(posedge clk) begin
    if (rst)
        s <= 4'h0;
    else if (button)
        if (d3 < 10)
            s <= d3[3:0];
        else
            s <= d3[3:0] + 4'd6; // unsigned, 4 bitar
    end

// K
assign u = (last == 1'b0) ? d :
           (s == 4'd0) ? 4'd0 :
                         4'd10 - s;

```

L.U LUND UNIVERSITY

TSEA44: Computer hardware - a system on a chip 2019-11-05 42

X2 (multiply and add digits when odd=0)

```

always_comb begin
    if (~odd)
        case(d)
            4'h7: d2 = 4'h5;
            4'h8: d2 = 4'h7;
            4'h9: d2 = 4'h9;
            default: d2 = 4'h0;
        endcase
    end
    else
        d2 = d;

```

L.U LUND UNIVERSITY

TSEA44: Computer hardware - a system on a chip 2019-11-05 44

Testbench for PNR (1 of 2)

```

`include "timescale.v"
module testbench();
    // Inputs
    reg clk;
    reg rst;
    reg [3:0] kb;
    reg stb;

    // Outputs
    wire [3:0] u;

    // Instantiate the UUT
    pnr uut (
        .clk(clk),
        .rst(rst),
        .kb(kb),
        .stb(stb),
        .u(u));

```

L.U LUND UNIVERSITY

Testbench for PNR (2 of 2)

```
// Initialize Inputs
initial begin
    clk = 1'b0;
    rst = 1'b1;
    kb = 4'd0;
    stb = 1'b0;
    #70 rst = 1'b0;
    //
    #30 kb = 4'd8;
    #40 stb = 1'b1;
    #30 stb = 1'b0;
    //
    #30 kb = 4'd0;
    #40 stb = 1'b1;
    #30 stb = 1'b0; ← Add more digits and strobe pulses
    to test a complete number
end

always #12.5 clk = ~clk; // 40 MHz
endmodule
```



www.liu.se

