



TSEA44: Computer hardware – a system on a chip


Lecture 5: Lab2 intro, Pitfalls when coding, debugging
















































TSEA44: Computer hardware – a system on a chip	2018-11-2	1 19
wb_tasks.sv		
<pre>dule wishbone_tasks(wishbone.master wb); int result = 0; reg oldact; reg [31:0] olddat;</pre>		
<pre>always @(posedge wb.clk) begin</pre>		
<pre>task m_read(input [31:0] adr, output logic [3] begin @(posedge wb.clk); wb.adr <= adr;</pre>	:0] data);	
<pre>wb.stb <= 1'b1; wb.we <= 1'b1; wb.cyc <= 1'b1; wb.cyc <= 1'b1; wb.sel <= 4'hf;</pre>	<pre>wb.stb <= 1'b0; wb.we <= 1'b0;</pre>	
<pre>@(posedge wb.clk); #1;</pre>	<pre>wb.cyc <= 1'b0; wb.sel <= 4'h0; data = olddat;</pre>	
<pre>while (!oldack) begin @(posedge wb.clk); #1;</pre>	end endtask // m_read endmodule // wishbone tasks	




TSEA44: Computer hardware – a system on a chip

2018-11-21 21

A design bug

- Symptom: The boot sequence of uClinux hangs after a second when the Icache is on.
- Uclinux boots ok with Icache off
- No problems detected in the monitor when the icache is on



TSEA44: Computer hardware – a system on a chip

Oops...

• In the morning the simulation was not running any longer

2018-11-21 23

- The log files had filled up all free space on the fileserver...
 - ... which promptly crashed, causing all sorts of merriment

TSEA44: Computer hardware - a system on a chip TSEA44: Computer hardware - a system on a chip Use checkpointing to reduce/eliminate the need for logging Add no signals to wave window (and log for that matter) Modify UART so printouts are displayed in the transcript window (using \$display()) run 100 ms; checkpoint 100ms.chk run 100 ms; checkpoint 200ms.chk run 100 ms; checkpoint 300ms.chk


- ...

TSEA44: Computer hardware – a system on a chip

Handling long simulation runtime, cont.

2018-11-21 25

- Now you can pinpoint the time interval where the crash happened
 - Restore the checkpoint in Modelsim that occured closest before the actual crash
 - vsim -restore 600ms.chk
 - Debug as usual (by adding signals to wave window/etc)



TSEA44: Computer hardware – a system on a chip

2018-11-21 27

What if you cannot find a bug during simulation?

- Very likely you have some undefined behavior in your design
 - Race condition in RTL code (blocking vs non-blocking assignment)
 - Incorrect use of "don't cares"
 - You are not crossing clock domains correctly
 - etc.
- Not so likely:
 - You have triggered a bug in the CAD tools

