

TSEA44: Computer hardware – a system on a chip

Kent Palmkvist, Erik Bertilsson

<http://www.isy.liu.se/edu/kurs/TSEA44>

Based on slides by Andreas Ehliar



What is the course about?

- How to build a complete embedded computer using an FPGA and a few other components. Why?
 - Only one chip
 - The computer can easily be tailored to your needs.
 - Special instructions
 - Accelerators
 - DMA transfer
 - The computer can be simulated
 - A logic analyzer can be added in the FPGA
 - Add performance counters
 - It's fun!



Prerequisites (expected knowledge!)

- Digital logic design. You will design both a data path and a control unit for an accelerator.
- Binary arithmetic. Signed/unsigned numbers.
- VHDL or Verilog. SystemVerilog (SV) is the language used in the course.
- Computer Architecture. It is extremely important to understand how a CPU executes code. You will also design part of a DMA-controller. Bus cycles are central.
- ASM and C programming. Most of the programming is done in C, with a few cases of inline asm.




Course organisation

- Lab 0: learn enough Verilog, 4 hours
 - Individual work and demonstration
- Lab course: 4 mini projects
 - 1-3 people/labgroup
- Lectures: 8*2 hours
- Examination 6 credits:
 - 3 written reports/group
 - Oral individual questions



Lab course is based on an application: JPEG compression

- Take 2-D DCT on 8x8-blocks
- Quantize = Divide and set small values to zero
- RLE + Huffman code




Lab tasks and examination

- Lab 0 (individual work and demonstration)
 - Build an UART in Verilog
 - Demonstration
 - Deadline 14 November
- Lab 1 (in groups of 2 or 3 students)
 - Interface to the Wishbone bus
 - Demonstration (individual questions)
 - Written report

Lab info

- 0) Build an UART in Verilog
- 1) Interface your UART
 - Test performance counters
 - Test a SW-DCT2 application
- 2+3) Build an HW accelerator for 2-D DCT and add a DMA controller
- 4) Design your own instruction to handle bitfields



Lab tasks and examination, cont.


- Lab 2+3
 - Design a JPEG accelerator + DMA
 - Demonstration (with individual questions)
 - Written report
- Lab 4
 - Custom Instruction
 - Demonstration (with individual questions)
 - Written report

Written report requirements

- A readable short report typically consisting of
 - Introduction
 - Design, where you explain with text and diagrams how your design works
 - Results, that you have measured
 - Conclusions
 - Appendix: All Verilog and C code with comments!

Competition – fastest JPEG compression

- An unaccelerated JPEG compression (using jpegfiles) takes roughly 13.0 Mcycles (@ 25MHz) \approx 2 FPS (Frames Per Second)
- Our record: ~ 100 000 cycles (everything in hardware)
- Goal: Highest framrate. Exception: At over 25 FPS, the smallest implementation wins
- Deadline: 21/12 2018



wunderb.jpg
320 x 240

The hardware, lab0



- Zedboard
 - Programming connection at top of the board
 - Serial port at bottom of the board
 - Only use PL part of the chip



The hardware, lab0 - lab4

- 6 boxes with FPGA boards






(System)Verilog vs VHDL

An edge-triggered D-flip/flop

C-like syntax

```
module dff(
    input clk, d,
    output reg q);
    always_ff @(posedge clk)
        q <= d;
endmodule
```




Ada-like syntax

```
entity dff is
port (clk,d : in std_logic;
      q: out std_logic);
end dff;

architecture firsttry of dff is
begin
process (clk) begin
    if rising_edge(clk) then
        q <= d;
    end if;
end process;
end firsttry;
```

(System)Verilog vs VHDL


Using the D-flip/flop, instantiation



Watch out! Verilog allows implicit declarations (but this can be disabled)


You get a lab skeleton


- **dafk_tb.sv** . Testbench.
- **dafk_top.sv** . To be synthesized in the FPGA.
 - **eth_top.sv**. Ethernet controller.
 - **pkmc_top.sv**. Memory controller.
 - **or1200_top.sv**. The OR1200 CPU.
 - **parport.sv**. Simple parallel port.
 - **romram.sv**. The boot code resides here.
 - **uart_top.sv**. UART 16550.
 - **dvga_top.sv**. VGA controller.
 - **wb_top.sv** . The wishbone bus.
- **eth_phys.v** Simulation model for the PHY chip.
- **flash.v** Simulation model.
- **sdram.v** Simulation model.
- **sram.v** . Simulation model



The Wishbone bus

- A multi-master bus
- Signals: address (32), data_out (32), data_in (32), control
- Two data buses and muxes are used instead of tristate





TSEA44: Computer hardware – a system on a chip 2018-11-06 24



Booting uClinux

```

uClinux/GR32
Flat model support (C) 1998,1999 Kenneth Alabanowski, D. Jeff Dionne
Calibrating delay loop.. done (2.000000 us)
Memory test: 524288/524288 RAM, 0/0/0 ROM (667892k kernel data, 2182k code)
Swansea University Computer Society NET3.035 for Linux NET3.035
NET3: Unix domain sockets 0.13 for Linux NET3.035.
Swansea University Computer Society TCP/IP for NET3.034
IP Protocols: ICMP, UDP, TCP
uClinux version 2.0.38.ipred (ollies@kottek) (gcc version 3.2.3) #180 Sat Sep 11 0
#0.0.0.0:8080 2004
Serial driver: version 4.13p1 with no serial options enabled
ttyS00 at 0x90000000 (irq = 2) is a 16550A
Ramdisk driver initialized : 16 ramdisks of 2048K size
Blkmem copyright 1998,1999 D. Jeff Dionne
Blkmem copyright 1998 Kenneth Alabanowski
Blkmem 0 disk Images
Locally registered device at major 7
eth0: Open Ethernet Core Version 1.0
RAMDISK: Romfs filesystem found at block 0
RAMDISK: Loading 1608 blocks into ram disk... done.
VFS: Mounted root (romfs filesystem).
Executing shell ...
Shell invocation run file: /etc/rc
Command: /bin/sh
Command: setenv PATH /bin:/sbin:/usr/bin
Command: hostname bender
Command: #
Command: mount -t proc none /proc
... More of the same
Command: #
Command: # start web server
Command: /sbin/httpd -d &
[12]
/>

```

Linköping University Logo



Lecture info


- 1 Course Intro, FPGA
- 2 Verilog (lab0)
- 3 A soft CPU
- 4 A soft computer (lab1)
- 5 HW acceleration (lab2)
- 6 FPGAs
- 7 Test benches, SV
- 8 Custom instructions (lab4)

Books

Lilja,Saptnekar: *Designing Digital Computer Systems with Verilog*, Cambridge University Press




Sutherland et al: *SystemVerilog for Design*, Springer



Spear: *SystemVerilog for Verification*, Springer

How we built our first FPGA computer

1. Download CPU OR1200, roughly 60 Verilog files
2. Download Wishbone bus 3 Verilog files
3. Download UART 16550, 9 Verilog files
4. Figure out a computer



How we built our first FPGA computer

5. Write top file ("wire wrap in emacs")
Size 35 kB in Verilog, 13 kB in SV
(Verilog does not have struct)

```

module myfirstcomputer(clk,rst,rx,tx)
  input clk,rst,rx;
  output tx;


  wishbone Mx[0:1], Sx[0:1];

  or1200cpu cpu0(.iwb(Mx[0]), ... );
  wb_conbus wb0(clk, rst, Mx, Sx);
  romram rom0(Sx[1]);
  uart uart0(Sx[0], ... );
end module
  
```

How we built our first FPGA computer

6. Download the cross compiler
7. Write a small monitor and place in ROM
8. ModelSim. Does it boot? Anything on tx?
9. Test with the simulator or32-pclinux-sim
10. Synthesize for 10 minutes (originally 40 minutes, note that simulation are quite important in this course)

CLB = configurable logic block



Xilinx – Virtex II Overview


IOB = I/O-block

DCM = Digital Clock Manager

CLB = Configurable Logic Block = 4 slices

BRAM = Block RAM

Multiplier



Our FPGA



DCM =
Digital Clock Manager (12)

block RAM (120)

IOB = I/O Block (912)

18x18 multiplier
(120)

CLB = configurable logic block (80x72=5760) => 46080 LUT/FF








TSEA44: Computer hardware – a system on a chip 2018-11-06 35

Synthesis result

Module	LUT	FF	RAMB16	MULT_18x18	IOB
/	64				216
cpu	5029	1345	12	4	
dvga	813	755	4		
eth3	3022	2337	4		
jbg0	2203	900	2	13	
leela	685	552	4	2	
pia	2	5			
pkmc_mc	218	122			
rom0	82	3	12		
sys_sig_gen		6			
uart2	825	346			
wb_conbus	616	11			
Total	13559	6382	38	19	216
Available	+ 46080	+ 46080	+ 120	+ 120	+ 912

l.u LINKOPING UNIVERSITY






True Dual-Port™ configurations

- Configurations available on each port:


Configuration	Depth	Data bits	Parity bits
16K x 1	16Kb	1	0
8K x 2	8Kb	2	0
4K x 4	4Kb	4	0
2K x 9	2Kb	8	1
1K x 18	1Kb	16	2
512 x 36	512	32	4

- Independent port A and B configuration.

- Support for data width conversion including parity bits (same memory array!)



How to use Block RAM: Just Instantiate template



```


RAMB16_S36_S36 inmem
  // port A
  .CLKA(wb.clk), .SSRA(wb.rst),
  .ADDRA(bram_addr),
  .DIA(bram_data), .DIPA(4'h0),
  .ENA(bram_ce), .WEA(bram_we),
  .DOA(doa), .DOPA(),
  // port B
  .CLKB(wb.clk), .SSRB(wb.rst),
  .ADDRB({3'h0, rdc}),
  .DIB(32'h0), .DIPB(4'h0),
  .ENB(1'b1), .WEB(1'b0),
  .DOB(dob), .DOPB());
  
```

Distributed RAM

- Virtex-II LUT can implement
 - 16 x 1-bit synchronous RAM
 - Synchronous write
 - Asynchronous read
 - D flip-flop in the same slice can register the output
- Allow fast embedded RAM of any width
 - Only limited by the number of slices in each device
 - Example: RAM 16 x 48-bit fits in 48 LUTs

How to use


Distributed RAM : 8 LUTs
1-adr 16x8



```

logic [7:0] mem0[0:15];
always_ff @ (posedge clk)
  if (wr) begin
    mem0[addr] <= d_i;
  end
  assign d_o = (rd) ? mem0[addr] : 8'h0;
end
  
```

Distributed RAM : 16 LUTs
2-adr 16x8




```


logic [7:0] mem0[0:15];
always_ff @ (posedge clk)
  if (wr) begin
    mem0[addrb] <= d_i;
  end
  assign db_o = (rdb) ? {mem0[addrb]} : 8'h0;
  assign da_o = (rda) ? {mem0[addrb]} : 8'h0;
end
  
```

18 x 18 Multiplier

- Embedded 18-bit x 18-bit multipliers
 - 2's complement signed operation
- Multipliers are organized in columns



Synthesized counter, floorplan



counter


```

module dec(
  input clk,rst
  output u);
  reg u;
  reg [3:0] q;


  always_ff @(posedge clk or posedge rst)
    if (rst)
      q <= 4'h0;
    else if (q == 9)
      q <= 4'h0;
    else
      q <= q+1;

  always_ff @(posedge clk)
    if (q == 9)
      u <= 1'b1;
    else
      u <= 1'b0;
endmodule
    
```

Syntesized counter, detailed floorplan



Synthesized counter, logic description



Hints for lab work

- Remember to think hardware!
 - Draw block diagrams (required!)
 - Each block should be simple to translate to verilog
 - Counters
 - Registers
 - Boolean expressions, arithmetic operations
 - State machines
 - Use testbenches and simulate to verify behavior
 - Finally test on hardware