



# TSEA44: Computer hardware – a system on a chip


Lecture 5: Lab2 intro, Pitfalls when coding, Guest lecture from ARM Sweden AB.
















































<pre>wb.cyc &lt;= 1'bl;</pre>	
<pre>int result = 0; reg clack; reg (31:0) oldat; always @(posedge wb.clk) begin</pre>	
<pre>reg oldack; reg [31:0] oldat; alvays @(posedge wb.clk) begin oldack &lt;= wb.ack; oldack &lt;= wb.ack; oldack &lt;= wb.at_i; end task m read(input [31:0] adr, output logic [31:0] data); begin @(posedge wb.clk); wb.stb &lt;= 1'b1; wb.sel &lt;= 1'b1; wb.sel &lt;= 1'b1; wb.sel &lt;= 1'b1; wb.sel &lt;= 4'hf; @(posedge wb.clk); #1; while (loldack) begin @(posedge wb.clk); #1; while (loldack) begin @(posedge wb.clk);</pre>	
<pre>reg [31:0] olddat; always @(posedge wb.clk) begin oldack &lt;= wb.ack; olddat &lt;= wb.dat_i; end task m_read(input [31:0] adr, output logic [31:0] data); begin @(posedge wb.clk); wb.ack &lt;= adr; wb.stb &lt;= 1'bl; wb.we &lt;= 1'bl; wb.we &lt;= 1'bl; wb.sel &lt;= 4'hf; wb.sel &lt;= 4'hf; wb.sel @(posedge wb.clk); #1; while (foldack) begin @(posedge wb.clk); end @(posedge wb.clk); endtask / @(posedge wb.clk); endtask / @(posedge wb.clk);</pre>	
<pre>always @(posedge wb.clk) begin oldack &lt;= wb.ack; olddat &lt;= wb.dat_i; end task m_read(input [31:0] adr, output logic [31:0] data); begin @(posedge wb.clk); wb.atb &lt;= 1'b1; wb.we &lt;= 1'b1; wb.sel &lt;= 1'b1; wb.sel &lt;= 4'hf; @(posedge wb.clk); @(posedge wb.clk); #1; while (loldack) begin end @(posedge wb.clk); end @(posedge wb.clk); end end @(posedge wb.clk); end end @(posedge wb.clk); end</pre>	
<pre>oldack &lt;= wb.ack; oldack &lt;= wb.dat_i; end task m_read(input [31:0] adr, output logic [31:0] data); begin @ (posedge wb.clk); wb.adr &lt;= adr; wb.adr &lt;= adr; wb.set &lt;= 1*b0; wb.sev &lt;= 1*b1; wb.sev &lt;= 1*b1; wb.sel &lt;= 4*hf; @ (posedge wb.clk); #1; while (lolack) begin end @ (posedge wb.clk); endtask / endtask / end</pre>	
<pre>olddat &lt;= wb.dat_i; end task m_read(input [31:0] adr, output logic [31:0] data); begin @(posedge wb.clk); wb.adr &lt;= adr; wb.stb &lt;= 1'bl; wb.stb &lt;= 1'bl; wb.sel &lt;= 1'bl; wb.sel &lt;= 4'hf; wb.sel &lt;= 4'hf; g(posedge wb.clk); #1; while (loldack) begin end @(posedge wb.clk); endtask / endtask /</pre>	
<pre>end</pre>	
<pre>task m_read(input [31:0] adr, output logic [31:0] data); begIn @(posedge wb.clk); wb.adr &lt;= adr; wb.stb &lt;= 1'bl; wb.we &lt;= 1'b0; wb.stb wb.cyc &lt;= 1'bl; wb.we wb.sel &lt;= 4'hf; wb.sel @(posedge wb.clk); #1; data = #1; while (!oldack) begin end @(posedge wb.clk); endtask / #1; datak /</pre>	
begin @(posedge wb.clk); wb.adr <= adr; wb.stb <= 1'b1; wb.we <= 1'b0; wb.sed <= 4'hf; wb.sel <= 4'hf; wb.sel @(posedge wb.clk); #1; while ('oldack) begin @(posedge wb.clk); end @(mathef{addack}); end @(mathef{addack}); end @(mathef{addack}); end @(mathef{addack}); end @(mathef{addack}); end @(mathef{addack}); end @(mathef{addack}); @(mat	
<pre>@ [posedge wb.clk); wb.adt &lt;= adr; wb.stb &lt;= 1'bl; wb.we &lt;= 1'bl; wb.we &lt;= 1'bl; wb.sel &lt;= 4'hf; wb.sel &lt;= 4'hf; data = @ [posedge wb.clk); #1; while (!oldack) begin end @ (posedge wb.clk); endtaak / endtaak /</pre>	
<pre>wb.adr &lt;= adr; wb.stb &lt;= 1'b1; wb.we &lt;= 1'b1; wb.we &lt;= 1'b1; wb.cyc &lt;= 1'b1; wb.cyc e(posedge wb.clk); #1; while ('oldack) begin end end end end end end end end end end</pre>	
wb.stb <= 1'b1;	
wb.we     <1'b0;	
wb.syc <= 1'bl;	
wb.sel <= 4'hf;	<= 1'b0;
@ (posedge wb.clk);     wb.sel       #1;     data =       while (foldack) begin     end       @ (posedge wb.clk);     endtask /	<= 1'b0;
<pre>@(posedge wb.clk); #1; while (!oldack) begin end @(posedge wb.clk); endtask /</pre>	<= 1'b0;
#1; data = while (!oldack) begin end @(posedge wb.clk); endtask /	<= 4 'h0;
while (!oldack) begin end @(posedge wb.clk); endtask /	
@(posedge wb.clk); endtask /	olddat;
c (Freeday)	
#1:	/ m_read
	wishbone tasks
end endmodule //	"TOTIOOHE_COOKO



# <page-header><page-header><page-header><page-header><page-header>

#### TSEA44: Computer hardware – a system on a chip

2017-11-16 22

#### First try

- Modify the testbench so uClinux is present in SDRAM models
- Add interesting signals to the wave window
- Run the simulation over night

#### 



#### Oops...

• In the morning the simulation was not running any longer


2017-11-16 23

- The log files had filled up all free space on the fileserver...
  - ... which promptly crashed, causing all sorts of merriment

#### 

# TSEA44: Computer hardware – a system on a chip 2017-11-16 24 Handling long simulation runtimes

- Use checkpointing to reduce/eliminate the need for logging
  - Add no signals to wave window (and log for that matter)
  - Modify UART so printouts are displayed in the transcript window (using \$display())
  - run 100 ms; checkpoint 100ms.chk
  - run 100 ms; checkpoint 200ms.chk
  - run 100 ms; checkpoint 300ms.chk
  - ...



#### TSEA44: Computer hardware – a system on a chip

2017-11-16 27

# What if you cannot find a bug during simulation?

- Very likely you have some undefined behavior in your design
  - Race condition in RTL code (blocking vs non-blocking assignment)
  - Incorrect use of "don't cares"
  - You are not crossing clock domains correctly
  - etc.
- Not so likely:
  - You have triggered a bug in the CAD tools

