Lecture 6: Design for FPGAs

Material by Andreas Ehliar



TSEA44: Computer hardware – a system on a chip

#### 2016-11-22 2

#### Today

- Influence of goal hardware on architecture and code style
- Motivation
  - Clock speed
  - Area
  - Power
- Target FPGA architecture: Xilinx FPGA with 4-input LUTs
  - Same as VirtexII used in lab
  - Later generations use 6-input LUTs, but same ideas can be used



```
TSEA44: Computer hardware – a system on a chip
```

2016-11-22 4

#### To get the best out of the FPGA

- Understand the architecture
- Use suitable descriptions
- Use available tools to extract implementation information
  - FPGA editor
  - Floorplanner
  - Planahead
  - Datasheets
  - Timing reports

















2016-11-22 16

### Memory guidelines

- Standard rule: Large memories should be syncrhonous
- For high frequency design you want to register the output of the memory as well.
- For power reasons you should not enable the memory unless necessary
  - Double check that your enables work when inferring a memory!
- Smaller memories may be asynchronous if necessary
- You should not have a reset signal for your memory array
  - Easy to forget for shift registers!













- Idea: Take absolute value of dividend and divisor
- Negate quotient and remainder if necessary
- For a 32 bit divider this seems to require around 128 extra LUTs...











![](_page_14_Picture_1.jpeg)

2016-11-22 30

### Tricky to do in practice - Solution

- Solution: Skip MSB of dividend input for ABS operation
- Always invert the dividend, only add 1 as a carry in if appropriate
  - This can be implemented by adding a few extra LSB bits
  - If we had a positive value we can compensate for the inversion at shift out
  - We can even add a control bit to select between signed/unsigned division
- Manual instantiation was necessary to actually implement this

![](_page_15_Picture_1.jpeg)

![](_page_16_Picture_1.jpeg)

2016-11-22 34

# Manual instantiation of Memories and DSP Blocks

• Well documented in various application notes

![](_page_16_Picture_6.jpeg)

![](_page_17_Picture_1.jpeg)

2016-11-22 36

### Synthesis attribute KEEP

- Preserves the selected signal
- Use case:
  - The synthesis tool makes a bad optimization decision.
  - By using KEEP you can ensure that a certain signal is not hidden inside a LUT and hence guide the optimization process

![](_page_17_Picture_9.jpeg)

![](_page_18_Picture_1.jpeg)

```
TSEA44: Computer hardware - a system on a chip
```

2016-11-22 38

## Solution: Force inimagey and inimagex to be separate signals

```
(* KEEP = "TRUE" *) wire inimagey;
```

```
(* KEEP = "TRUE" *) wire inimagex;
```

```
assign inimagey = (yctr > 31) && (yctr < 192);
assign inimagex = (xctr > 15) && (xctr < 26);
```

- Saved area in an area constrained situation
- Especially important when targetting both CPLD and FPGAs with a single IP core

![](_page_19_Picture_1.jpeg)

![](_page_20_Picture_1.jpeg)

![](_page_21_Picture_1.jpeg)

![](_page_21_Picture_2.jpeg)

![](_page_22_Figure_1.jpeg)

```
<page-header><page-header><page-header><section-header><list-item><list-item>
```

![](_page_23_Picture_0.jpeg)

![](_page_23_Picture_1.jpeg)