

TSEA44 - Design for FPGAs


Andreas Ehliar <ehliar@isy.liu.se>

2015-11-24

Now for something else...

- ▶ Adapting designs to FPGAs
- ▶ Why?
 - ▶ Clock frequency
 - ▶ Area
 - ▶ Power
- ▶ Target FPGA architecture: Xilinx FPGAs with 4 input LUTs (such as Virtex-II)

Determining the maximum frequency of a design




- ▶ Knowing the FPGA architecture makes it much easier to optimize your code
- ▶ FPGA editor, floorplanner, PlanAhead, datasheets, timing reports, XDL


FPGA components

- ▶ Slices
- ▶ CLBs
- ▶ Hard blocks (memories, multipliers, I/O, etc)


Combinatorics using a Lookup Table (LUT))




Adders and carrychains in Xilinx FPGAs



Add/subtract using one LUT/bit in Xilinx FPGAs



Rule of thumb for efficient adders in 4 input LUT based FPGAs




Summary: Adders in 4-input LUT based architectures


- ▶ Plain adder
- ▶ Adder/subtractor
- ▶ 2-to-1 mux and adder
- ▶ Some more esoteric versions:
 - ▶ $\text{result} = (\text{opa} \mid \text{opb} \mid \text{opc}) + \text{opd};$
 - ▶ $\text{result} = (\text{opa} \& \text{opb}) + (\text{opc} \& \text{opd});$ (Using MULT_AND)

Using the carry chain for other purposes: Comparators


- ▶ Comparing 2 bits per LUT
- ▶ Comparing 4 bits per LUT if one value is constant!



Carry chain drawbacks



WE signal delayed by going through carry-chain




2 bit adder implemented in K using one level LUT logic leads to a faster implementation

- ▶ The carry chain itself is extremely fast
- ▶ Getting on the carry chain is not very fast

Multiplexers in FPGAs


- ▶ A big difference between ASIC and FPGAs: Multiplexers are cheap in ASIC and expensive in FPGAs
- ▶ 4-input LUT: One 2-to-1 mux
- ▶ Specialized multiplexers in the slices are used to combine LUTs into larger multiplexers

Multiplexers in Xilinx FPGAs



- ▶ Possible uses for spare input:
 - ▶ Invert output, set output to one or zero
 - ▶ Tricky variants based on a, b, and s[0]
- ▶ Trivia question: How many 4-input LUTs do you need to create a 4-to-1 mux (without MUXFx components)?

Avoiding multiplexers in pipelined designs



- ▶ Multiplexers are costly in FPGAs
- ▶ Alternative 1: Use or gates and make sure unused inputs are set to 0 using reset input of flip-flops
- ▶ Alternative 2: Use and gates and make sure unused inputs are set to 1. (See MULT_AND as well!)

Types of memories

- ▶ Flip-flops
- ▶ Distributed memories
- ▶ BlockRAMs

Distributed memories

- ▶ A LUT (or a combination of LUTs) can be used for small memories
 - ▶ Synchronous write
 - ▶ Asynchronous read
- ▶ Possible configurations
 - ▶ 16x1 bit wide, 1 read/write port: 1 LUT
 - ▶ 32x1 bit wide, 1 read/write port: 2 LUT
 - ▶ 16x1 bit wide, 1 read port, 1 write port: 2 LUTs
- ▶ Other combinations of note:
 - ▶ 16x1 bit wide, 2 read ports, 1 write port: 4 LUTs
 - ▶ A LUT can also be used as a shift register with (up to) 16 bits

Block RAMs

- ▶ Features:
 - ▶ 18 kbit memory
 - ▶ True dual port memory with independent clock domains for each port
 - ▶ Configurable bit width (1, 2, 4, 9, 18, or 36 bits)
 - ▶ Read before write, read after write
- ▶ Requirements:
 - ▶ **Synchronous read and write**
- ▶ For an example: See mon_prog_bram.sv

Multipliers


- ▶ The Virtex-II FPGA also contains numerous multipliers
- ▶ Features:
 - ▶ Combinational 18x18 bit two's complement multiplier
- ▶ (Newer FPGAs have more advanced “*DSP blocks*” where the multiplier is combined with adders and registers)

Memory guidelines


- ▶ Standard rule: Large memories should be synchronous
- ▶ For high frequency designs you want to register the output of the memory as well.
- ▶ For power reasons you shouldn't enable the memory unless necessary
 - ▶ Double check that your enables work when inferring a memory!
- ▶ Smaller memories may be asynchronous if necessary
- ▶ You shouldn't have a reset signal for your memory array
 - ▶ Easy to forget for shift registers!

Memories larger than one BlockRAM

72 Kilobits using 4 BlockRAMs
that are 9 bit wide




72 Kilobits using 4 BlockRAMs
that are 36 bit wide




- ▶ Why use the right variant? Reduced power consumption!

A case study: A divider for a RISC processor


- ▶ Used in a 32 bit RISC processor
- ▶ Target frequency: Over 320 MHz in a Virtex-4 (speedgrade -12)
- ▶ Uses restoring division algorithm (basic operations are shift, subtract, and select)





Issues

- ▶ Can't combine subtracter and 2-to-1 mux!
- ▶ Solution: Preprocess divisor and use an adder instead.




Other Issues

- ▶ Synthesis tool was too clever
- ▶ Manually instantiating the components worked
- ▶ Alternatively a complete rewrite of the module worked as well
- ▶ Improves clock frequency to 377 MHz (from 300 MHz)


Dealing with negative numbers

- ▶ Idea: Take absolute value of dividend and divisor
- ▶ Negate quotient and remainder if necessary
- ▶ For a 32 bit divider this seems to require around 128 extra LUTs...


Absolute value for divisor




Absolute value for dividend



Quotient negator - Reuse negator for dividend



Remainder negator



Tricky to do in practice

- ▶ Required signals for shift register:
 - ▶ 1. Load enable/shift enable
 - ▶ 2. Invert enable
 - ▶ 3. Input data of new dividend
 - ▶ 4. Input data of new dividend (MSB bit)
 - ▶ 5. Current value of register
- ▶ 5 inputs to a 4 input LUT?

Tricky to do in practice - Solution

- ▶ Solution: Skip MSB of dividend input for ABS operation
- ▶ Always invert the dividend, only add 1 as a carry in if appropriate
 - ▶ This can be implemented by adding a few extra LSB bits
 - ▶ If we had a positive value we can compensate for the inversion at shift out
 - ▶ We can even add a control bit to select between signed/unsigned division
- ▶ Manual instantiation was necessary to actually implement this

Results for Virtex-4, speedgrade 12

- ▶ Unoptimized, unsigned: 300 MHz, 107 LUTs
- ▶ Retimed, unsigned: 377 MHz, 140 LUTs
- ▶ Retimed, signed: 361 MHz, 151 LUTs
- ▶ Retimed, signed or unsigned: 363 MHz, 153 LUTs
- ▶ Interested? Download the code at
http://www.da.isy.liu.se:83/~ehliar/ae_instlib/

Manual instantiation

- ▶ Last resort when synthesis attributes and rewriting the RTL code doesn't work
- ▶ Not portable between FPGA vendors
 - ▶ Surprisingly portable to ASIC however

Manual instantiation of flip-flops

- ▶ Allows you to ensure that the correct signals are connected to the D, CE, and SR inputs
 - ▶ XST often seem to select the wrong input for SR
 - ▶ Background: SR input is quite slow compared to D input
- ▶ Can sometimes be avoided by rewriting the code or using synthesis attributes
- ▶ Often easier to just instantiate flip-flop primitives directly

Manual instantiation of LUTs

- ▶ Often much harder than to rewrite the code or using synthesis attributes
- ▶ A good idea to hide instantiation details in a library if possible
 - ▶ Carry chain instantiation (MUXCY, XORCY, generate loop, etc)
 - ▶ Large multiplexers (MUXF5, MUXF6, MUXF7, etc)
- ▶ See http://www.da.isy.liu.se/~ehliar/ae_instlib/ for the library I'm using.

Manual instantiation of Memories and DSP blocks

- ▶ Well documented in various app-notes

Synthesis attributes

- ▶ A convenient way to force the synthesis tool to do what you mean
- ▶ In VHDL:
 - ▶ attribute keep : string;
 - ▶ attribute keep of mysignal: signal is "TRUE"
- ▶ In Verilog:
 - ▶ (* KEEP = "TRUE" *) wire mysignal;
- ▶ Note: Synthesis attributes discussed here are for XST, not Precision!
 - ▶ (Read the Precision manual)

Synthesis attribute KEEP

- ▶ Preserves the selected signal
- ▶ Use case:
 - ▶ The synthesis tool makes a bad optimization decision.
 - ▶ By using KEEP you can ensure that a certain signal is not hidden inside a LUT and hence guide the optimization process.

KEEP example from a display controller

```
wire inimagey = (yctr > 31) && (yctr < 192);
wire inimagex = (xctr > 15) && (xctr < 26);
...
always @ (posedge clk) begin
if (inimagey && (xctr == 15) ) begin
...
end else if(inimagey && (xctr == 26)) begin
...
if (inimagey && (xctr == 15) ) begin
...
end else if(inimagey && (yctr[2:0] == 7)) begin
...
```

- ▶ Problem: Synthesis tool merged inimagey test with other tests in suboptimal way

Solution: force inimagey and inimagex to be separate signals


```
(* KEEP = "TRUE" *) wire inimagey;  
(* KEEP = "TRUE" *) wire inimagex;  
  
assign inimagey = (yctr > 31) && (yctr < 192);  
assign inimagex = (xctr > 15) && (xctr < 26);
```

- ▶ Allowed me to save area in an area constrained situation
 - ▶ Especially important when targetting both CPLD and FPGAs with a single IP core

SIGNAL_ENCODING attribute


- ▶ Allows you to select encoding for state machines
- ▶ Useful when synthesis tool make suboptimal state machine encoding choices
- ▶ (Alternatively: You can disable FSM optimization if you *really* want to)

Example: Memory byte select in a processor



- ▶ Signal encoding specified 2 FF, 4 states.
- ▶ Two signals into mux control signal

Example: Memory byte select in a processor




- ▶ Heuristics in synthesis tool selected one-hot coding for FSM...

EQUIVALENT_REGISTER_REMOVAL attribute

- ▶ Allows you to specify that certain registers should *not* be optimized away.
- ▶ Perfect when you don't want the synthesis tool to touch your carefully optimized (duplicated) flip-flops


Example: Operand bus in a processor



- ▶ Problem: Manual register duplication in read operand stage is removed by synthesis tool
- ▶ Solution: Disable optimization locally by setting EQUIVALENT_REGISTER_REMOVAL to "no"

4-to-1 mux with two LUT4

4-to-1 mux with two LUT4



Conclusions

- ▶ By mapping your design to the FPGA in an efficient manner you can significantly improve the performance of your design
- ▶ Keep this in mind early in the design phase.
- ▶ (However, don't optimize unless you really need to.)