TSEA44 - Potential pitfalls

Andreas Ehliar <ehliar@isy.liu.se>

2015-11-17

Andreas Ehliar <ehliar@isy.liu.se> TSEA44 - Potential pitfalls

- 17

→ Ξ → < Ξ →</p>

æ

- What can go wrong?
 - Design mistakes
 - Synthesis errors
 - Runtime errors
- Crossing clock domains
 - Handshaking
 - Asynchronous FIFOs

< 注→ < 注→

æ

- Symptom: The boot sequence of uClinux hangs after a second when the lcache is on.
- uClinux boots ok with Icache off
- No problems detected in the monitor when the icache is on

< ∃ >

- Modify the testbench so uClinux is present in SDRAM models
- Add interesting signals to the wave window
- Run the simulation over night

★ 문 ► ★ 문 ►

æ

- In the morning the simulation was not running any longer
- ► The log files had filled up all free space on the fileserver...
 - \blacktriangleright . . . which promptly crashed, causing all sorts of merriment

白 ト く ヨ ト く ヨ ト

Use checkpointing to reduce/eliminate the need for logging

- Add no signals to wave window (and log for that matter)
- Modify UART so printouts are displayed in the transcript window (using \$display())
- run 100ms; checkpoint 100ms.chk
- run 100ms; checkpoint 200ms.chk
- run 100ms; checkpoint 300ms.chk
- ▶ ...

同 と く き と く き と

- Now you can pinpoint the time interval where the crash happened
 - Restore the checkpoint in Modelsim that occured closest before the actual crash
 - vsim -restore 600ms.chk
 - Debug as usual (by adding signals to wave window/etc)

So what was the bug?

Wrong content: Correct content:

AAAA AAAA CCCC DDDD AAAA BBBB CCCC DDDD



Andreas Ehliar <ehliar@isy.liu.se>

TSEA44 - Potential pitfalls

- Very likely you have some undefined behavior in your design
 - Race condition in RTL code (blocking vs non-blocking assignment)
 - Incorrect use of "don't cares"
 - You are not crossing clock domains correctly
 - etc
- Not so likely:
 - > You have triggered a bug in the CAD tools (more on this later)

Clock domain crossings

- Why do we need synchronous designs?
 - Race conditions
 - Metastability
- Crossing clock domains
 - (Avoid it if possible)
 - Using handshakes
 - Using asynchronous FIFOs
 - Your own solution
 - (Only if you like debugging systems where bugs cannot be deterministically reproduced...)
- Don't forget that the reset signal has to be passed to each clock domain!

An example of a synthesis bug

- RTL simulation works fine
- Real hardware dosen't work
- (There are no clock domain crossings involved)

```
// Work around possible synthesis bug in an
// old version of synthesis tool
logic signed [27:0] foo;
logic signed [27:0] bar;
assign foo = x2[2] * S6;
assign bar = x2[3] * C6;
always_ff @(posedge clk_i) begin
  if (en) begin
     x3_0 \le x2[0] + x2[1];
     x3_1 \le x2[0] - x2[1];
     x3 2 \le x2[2]*C6 + x2[3]*S6:
     x3 3 <= bar - foo:
```

Post synthesis simulation

- Synthesize the design
- Convert the synthesized design back to Verilog (netgen)
- The simulation is done using FPGA components like LUTs instead of at the behavioral level
- Can even be done after place and route if you want to simulate timing (very useful for power simulations!)

🖬 wave - default										
Ele Edit View Add Format Iools Window										
▋ 🖬 📾 🕹 🕹 📾 🖳 ◯ : 🕸 🏭 🖓 🎬 👰 🎽 🛉 🔷 🔶] 🗃 🛛 100 🖄 🖳 🖓 🛗 🔛 🛃 🕌 🖌 🔏 🖉										
	567812	34567812								
	456781	23456781								
//b_add/sub 0										
	'9bdf93	5796d/93					W_0_)159110	191 (15))11111091	
										1
Now	2000000 ps									
Cursor 1	991028 ps									
	<u> </u>									
998372 ps to 1016508 ps	Now: 2 us Delta: 0 //									

Andreas Ehliar <ehliar@isy.liu.se> TSEA44 - Potential pitfalls

```
// Original testbench code
initial begin // Test adder
    @(posedge clk);
    a <= 5;
    b <= 3;
    @(posedge clk);
    if (result !== 8) begin
        $display("Adder has funny ideas of addition");
        $stop;
    end
end
```

// This code will probably lead to unknown values all over
// the simulation.

白 と く ヨ と く ヨ と …

Writing testbenches for post synthesis netlists 1

// Modified testbench

```
initial begin // Test adder
    @(posedge clk);
    #4; // (Use an appropriate delay so the setup/hold
        // of flip-flops in the circuit are honored.)
    a <= 5:
    b <= 3:
    @(posedge clk);
    // However, we should still check the result on the
    // clock edge!
    if (result !== 8) begin
        $display("Adder has funny ideas of addition");
        $stop;
    end
end
                                          □→ ★ 国 → ★ 国 → □ 国
```

Dealing with bugs that you are unable to reproduce in simulation

- Add extra debugging logic to the FPGA design
- Chipscope/SignalTap
 - Logic analyzer that store samples to built in BlockRAMs
 - Communicates with the host computer via JTAG
- Warning!
 - Many people use ChipScope/SignalTap as a substitute for a comprehensive self-checking testbench.
 - Don't! You will most likely waste time better spent writing high quality testbenches.

向下 イヨト イヨト

- Very important in aerospace applications
- Can be important for ground based safety critical applications.
- (Fortunately not a problem in this course)
- Some (partial) solutions:
 - Triplicate logic
 - Reprogram FPGA often

★ 문 ► ★ 문 ►