


Tentalösningar ASIC (TSTE81) 970507

1. a) To find out the exact value requires a complete addition/subtraction of each bit => a Wd symbol word requires Wd additions/subtractions. The sign is however available as the sign of the most significant non-zero digit.

b) No. Isomorphic mapping does not allow time-sharing of processing elements between different operations.




c) d) Delay increases

e) Standard cell, sea of gates


2. a) $W_f + 1 = 5 + 1 = 6$ clock cycles.

b) Must process $W_c + W_d - 1$ bits. 2 guard bits should also be included in W_d . Assume only fractional coefficients => $12 + 5 = 17$ clock cycles.

3. a) Removed from the exam due to incorrect problem definition. Should have stated "N word ROM uses $0.005 * N \text{ mm}^2$ ".



4. a)



b)

$$u_3 := x(n) + v_2$$

$$u_1 := a v_1$$

$$u_2 := b u_3$$

$$u_4 := u_2 + u_1$$

$$y(n) := v_2 - u_4$$

$$v_2(n+1) := v_1$$

$$v_1(n+1) := u_4 + x(n)$$

$$u_4 := b u_3 + a v_1$$



$$y(n) := v_2 - u_4$$

$$v_2(n+1) := v_1$$

$$v_1(n+1) := u_4 + x(n)$$

Tentalösningar ASIC (TSTE81) 970507

c) ALAP = As Late As Possible. Only multiplication a can be moved.



d)


5. a) Divide the multi-input addition into an addition tree $\Rightarrow 2 \log(n)$ adders depth.

$$T_{\min} = \max \{ T_{\text{add}} / 1, (3T_{\text{mult}} + (2 + 2 \log(N))T_{\text{add}}) / 1 \} = 3T_{\text{mult}} + (2 + 2 \log(n)) T_{\text{add}} = (3*4 + (2 * 2 \log(n)) * 2) * 50 \mu\text{s}.$$

b) Nonhomogeneous PE \Rightarrow separate multiplier and adder PEs. $T_{\text{sample}} = 40$ clock cycles.

$$\text{Adders: } (4 + 3 + 1) * 2 / 40 = 1$$

$$\text{Multipliers: } (2 * 4 + 1) * 4 / 40 = 1$$



7. a)

Tentalösningar ASIC (TSTE81) 970507

