## Exam solutions ASIC (TSTE81) 000504

1. a) Binary offset representation is identical to two's complement except for the sign bit, which is inverted for binary offset compared to 2's complement. Converting from 2's complement to binary offset or the other way around is thus performed by inverting the sign bit.
b) Broadcast of memory values to all PEs simultaneiously, allow direct PE to PE communication, use interleaved memory access.
c) An heuristic optimization method is not guaranteed to generate the optimal solution. It is however possible to find solutions to large problems within resonable time, i.e., the comlpexity is polynomial.
d) A systolic array uses a global clock to synchronize the data exchange between the PE:s. A wavefront array does not have a global clock and uses handshaking to transmit data between processing elements.
e) The number of operations in an FFT implemented using 2 input butterflies uses $\mathrm{N} / 2{ }_{2} \log (\mathrm{~N})=$ $\mathrm{O}\left(\mathrm{N}_{2} \log \mathrm{~N}\right)$ butterfly operations where N is the number of points to perform the FFT on.
2. a) $\operatorname{Tmin}=\max (($ Tmult + Tadd + Tadd $) / 1,($ Tmult + Tadd + Tadd $) / 2)=\max (6,3)=6$ time units.
b)

c) $\mathrm{ALAP}=$ As Late As Possible, move multiplication d to the right.

d) Move multiplication $a$ and $b$ to the left to shorten the critical path to be less than 10 time units. Let the last addition move one time unit to the right to simplify drawing.

## Exam solutions ASIC (TSTE81) 000504


3. a) cell $5 \quad 5$ cell 4
b) Sort cells by starting time and size: $\mathrm{u}_{2}, \mathrm{~V}_{4}, \mathrm{u}_{1}, \mathrm{~V}_{6}, \mathrm{~V}_{3}, \mathrm{~V}_{5}, \mathrm{~V}_{1}, \mathrm{~V}_{2}$. Allocate a cell and assign variables from the list. Remove assigned variables from the list. Allocate new cell when no variables fits.

| Cell | Variables |
| :--- | :--- |
| 0 | $\mathrm{u}_{2}, \mathrm{~V}_{6}$ |
| 1 | $\mathrm{~V}_{4}$ |
| 2 | $\mathrm{u}_{1}, \mathrm{~V}_{3}$ |
| 3 | $\mathrm{~V}_{5}$ |
| 4 | $\mathrm{~V}_{1}$ |
| 5 | $\mathrm{~V}_{2}$ |

4. a) $5_{10}=0101_{2 \mathrm{C}}, 35_{10}=0100011_{2 \mathrm{C}}$


## Exam solutions ASIC (TSTE81) 000504

b) There is no difference in numbers of full-adders and flipflops in case of 2's complement and CSDC description of the coefficient.

10
1

c) Reuse multiplication result y1 and multiply it with 7 implemented using CSDC $(7=8-1=$ $100-1_{\text {CSDC }}$ )

5. a) Must compute inputs to delay elements and the output values.

```
\(\mathrm{v}_{1}(\mathrm{n}+1)=\mathrm{x}(\mathrm{n})+\operatorname{av} 1(\mathrm{n})\)
\(\mathrm{v} 2(\mathrm{n}+1)=\mathrm{y}(\mathrm{n})\)
\(\mathrm{y}(\mathrm{n})=\mathrm{x}(\mathrm{n})+\mathrm{av} 1(\mathrm{n})+\mathrm{bv} 1(\mathrm{n})+\mathrm{cv} 2(\mathrm{n})+\mathrm{dv} 3(\mathrm{n})=\mathrm{x}(\mathrm{n})+(\mathrm{a}+\mathrm{b}) \mathrm{v} 1(\mathrm{n})+\mathrm{cv} 2(\mathrm{n})+\mathrm{dv} 3(\mathrm{n})\)
```


## Exam solutions ASIC (TSTE81) 000504


b) Problem with the calculation of $y(n)$. Split this into two subcalculations by pipelining between the two additions. Call the added delay element $\mathrm{v}_{4}(\mathrm{n})$


