


Fö Data converters

①

A/D - conversion

Uniform sampling and amplitude quantization.

Uniform sampling





$$x_a(t) \xrightarrow{t=nT} x_a(nT)$$

$f_s = \frac{1}{T}$ sampling frequency $f_s > 2B$

B signal bandwidth

Amplitude quantization




Quantization step Q

$Q = \frac{V_{range}}{2^N}$, V_{range} is quantized input range
 N is the resolution i.e. number of bits.

Quantization error

$$e(n) = x(n) - x_q(nT) = [x_q(nT)]_Q - x_q(nT)$$



$e(n)$ is often modelled as a uncorrelated zero-mean noise source with variance (power) $\sigma_e^2 = \frac{Q^2}{12} \approx \frac{V_{range}^2}{12 \cdot 2^{2N}}$

$$SNR = 10 \cdot \log_{10} \left[\frac{P_{signal}}{P_{noise}} \right] = / \text{full swing sinusoid} / e$$

$$= 6.02N + 1.76$$


$$SNDR = 10 \cdot \log_{10} \left[\frac{\text{Signal}}{\text{Noise + Distortion}} \right]$$

(SINAD)
Effective resolution


$$ENOB = \frac{SNDR - 1.76}{6.02}$$

Ex) Accuracy (N) 14 bits
Resolution 12.1 bits

SFDR



Comparators




V_p is compared with V_n . Used to realize the signal quantization.


Two types

- 1) Single or multistage open-loop amplifiers
- 2) Regenerative comparators (latched comparators)

Open-loop amplifiers comparators



Finite gain



With a finite gain there will be a minimum input signal that $V_p - V_n$ can be resolved.

High gain is desirable

Characteristic resolution parameter

C_r is the smallest input signal that can be compared

$$[V_{OH} - V_{OL}] = A_v [V_{IH} - V_{IL}]$$

$$C_r = \frac{[V_{OH} - V_{OL}]}{A_v}$$

Example ADC input voltage range 1 V, $N=10 \Rightarrow$



$$LSB = Q = \frac{1}{2^{10}} = 0,98 \text{ mV}$$

$$V_{IH} - V_{IL} \leq 0,98 \text{ mV} \Rightarrow A_v > \frac{V_{OH} - V_{OL}}{[V_{IH} - V_{IL}]_{\text{min}}} = \frac{3}{0,98 \text{ mV}} =$$

$$= 3072 \leftrightarrow 69,8 \text{ dB}$$

Comparators offset


V_{in}
 V_{ref}



V_{os} Input-referred offset voltage

Comparators propagation delay t_d

— Limits the speed of a quantizer (ADC)




$$t_d = t \left[V_{out} = \frac{V_{OH} + V_{OL}}{2} \right] - t \left[V_{in} = \frac{V_{IH} + V_{IL}}{2} \right]$$

Example Comparator Speed-Accuracy Trade-off

The larger the input step size the shorter the propagation delay. How is the delay related to accuracy?



single-pole model



$$H(s) = \frac{A_0}{1 + s/\omega_c}$$

$$V_{in}(t) = V_{step} \cdot u(t) \Rightarrow \dots$$

$$V_{out}(t) = V_{step} A_0 [1 - e^{-\omega_c t}] u(t)$$



Apply the min. inp. voltage $V_{step} = V_{in, min} = V_{IH} - V_{IL} = \frac{V_{OH} - V_{OL}}{A_0}$ as step size. The comparator output at $t = t_d$:

$$V_{out}(t_d) = \frac{V_{OH} + V_{OL}}{2} = V_{DC} + \underbrace{\frac{V_{OH} - V_{OL}}{A_0}}_{V_{step}} [1 - e^{-\omega_c t_d}]$$

$$\Rightarrow \frac{1}{2} = 1 - e^{-\omega_c t_d}$$

$$t_d = \frac{1}{\omega_c} \cdot \ln(2) \quad \text{Min input step applied} \Rightarrow$$

$$t_{d, max} = \frac{1}{\omega_c} \ln(2)$$

A larger step $\cdot V_{step} = k \cdot V_{in, min} \Rightarrow$


$$t_d = \frac{1}{\omega_c} \ln \left[\frac{1}{1 - \frac{1}{2^k}} \right] \quad k \geq 1$$

Hence, the larger the input signal (lower resolution) the shorter propagation delay


Speed-accuracy trade-off

Comparator Offset Voltage Compensation by dynamic biasing


(3)



$$V_{out} = A [V_p - V_n] = A [x_p + V_{os} - x_n] = A [x_p - x_n] + A V_{os}$$




$t = t_0$, Φ_b closed, Φ_a open



$$Q(t_0) = C [x_p(t_0) - V_n(t_0)] = C \left[x_p(t_0) - \frac{A V_{os}}{1+A} \right]$$

$t = t_1$, Φ_a open, Φ_b closed




$$Q(t_1) = C \left[x_n(t_1) - V_{os} + \frac{V_{out}(t_1)}{A} \right] = Q(t_0) \Rightarrow$$

$$V_{out}(t_1) = A [x_p(t_0) - x_n(t_1)] + A V_{os} \cdot \left[\frac{1}{1+A} \right]$$

small!

Regenerative Comparators (latched)



Any imbalance $\Delta V_o = V_{o+} - V_{o-}$ will regenerate V_{out} quickly towards V_{DD} or V_{SS} .

The comparison starts when the trip point switch is opened.

Metastability

If the comparator output has not reached a valid logical voltage level within the conversion period T , the comparator is said to have entered a metastable state.

$P(\text{Metast. state})$ and Mean time to failure MTF

The reliability of a latched comparator is measured by the MTF.

For a flip-flop: $P(t_{\text{comp}} > \frac{T}{2}) \approx e^{-\frac{(A_0-1) \cdot T}{R_{\text{out}} C_L \cdot 2}}$

where $A_0 = \text{Comparator gain}$

$R_{\text{out}} = \text{inverter output resistance}$


$C_L = \text{inverter output load}$

$$\begin{aligned} \text{MTF} &\approx \frac{1}{f_s P(t_{\text{comp}} > \frac{T}{2})} = \frac{e^{\frac{(A_0-1) \cdot T}{R_{\text{out}} C_L \cdot 2}}}{f_s} = \frac{1}{\frac{1}{R_{\text{out}} C_L} = 2\pi f_{-3dB}} \\ &= \frac{e^{(1 - \frac{1}{A_0}) \frac{f_u T}{f_s}}}{f_s} = \frac{2\pi f_u}{A_0} \end{aligned}$$

Ex | $f_u = 800 \text{ MHz}$
 $f_s = 80 \text{ MSps}$
 $A_0 = 100$

$MTF \approx 402 \cdot 10^3 \text{ s} = 112 \text{ h}$

Sample and hold circuits




A_{cq} = Acquisition time
 A_{pt} = Aperture time

Acquisition time sets the maximum sampling frequency and is determined by the bandwidth and slew rate of the S/H amplifiers

Flash ADC


Thermometer to binary decoder



Different "ramp slopes" \Rightarrow different comparator delay \Rightarrow nonlinear distortion (signal dependent)


So for resolution > 5-6 bits, S&H is necessary, which holds the input signal to the comparators constant.

Basic S&H



- o Sampling switch
- o Hold capacitor
- o Buffer amplifier


NMOS-switch S&H (TEH)



$$R_{on} = \frac{V_{DS}}{I_D} = \frac{1}{\mu_n C_{ox} \frac{W}{L} \left[V_{GS} - V_{Tn} - \frac{V_{DS}}{2} \right]} \approx / V_{DS} \text{ small} / \approx$$

$$\frac{1}{\mu_n C_{ox} \frac{W}{L} \left[V_{DD} - V_{in} - V_T \right]}$$

R_{on} (NMOS)




∴ The on-resistance is signal dependent. ⇒ non-linear distribution

transistor is off, ($V_{GS} < V_{Tn}$)

Also, non-zero on-resistance ⇒ bandlimitation

$$V_{out}(s) = \frac{1}{1 + s R_{on} C_H} \cdot V_{in}(s)$$

Bootstrapped sampling switch



$$R \approx \frac{1}{\beta_n [V_G - V_S - V_T]} = \frac{1}{\beta_n [V_{DD} - V_T]}$$

⑤


R becomes more constant. However,

$$V_T = V_{T0} + \gamma (\sqrt{V_{SB} + 2\phi_F} - \sqrt{2\phi_F}) = f(V_{SB}) = f(V_{in})$$

The bulk-effect makes R_{on} signal-dependent.

(less important than)



Realization example



During $\bar{\phi}$: SW1 & 2 are open, SW3 turns switch off and SW4 & 5 charges Q_b to V_{DD}

during ϕ V_{DD} is applied between the gate and source of the switch (respectively of $V_{GS} = V_{in}$ through SW1 & 2).

Main problem: Get the other switches to conduct in rail-to-rail operation



$$V_{GS} = V_{DD} - V_S > V_T \Rightarrow$$


$$V_S < V_{DD} - V_T \Rightarrow$$

$$V_{bootmax} = 2V_{DD} - V_T < 2V_{DD}$$

$$\Rightarrow V_{inmax} \neq \text{linear operation} = V_{DD} - V_T$$

Solution: Tie gate of SW_1 to V_{boot} .


Ex 2




Realization of SW4

Cannot be PMOS since then I_D will not be of and hence $2V_{DD}$ leak V_{boot}

Then it is NMOS?



Works if V_{g4} is made to toggle between V_{DD} and $2V_{DD}$
 \Rightarrow Need a charge pump.




Charge injection

Transistor on



$$Q_{CH} \approx WLCox(V_{GS} - V_T)$$

When turning off




$$q_1 \quad q_2 \quad q_1 + q_2 = Q_{CH}$$

Channel charge is pushed into the drain and source.

Charge injected into high-impedance nodes in the signal path causes large errors

Clock feedthrough

(6)



The clock signal is fed into the sampling capacitance node through capacitive coupling

$$\Delta V = \frac{\frac{1}{sC_H}}{\frac{1}{sC_H} + \frac{1}{sC_{gs}}} V_{clk} = \frac{C_{gs}}{C_{gs} + C_H} V_{clk}$$


An amplifier is needed to isolate C_H from the output. This amplifier must be as fast and linear as the sampling switch.

Feedback is always used.

Amplifiers without feedback

$$V_{out} = A_v \cdot V_{in} + \underbrace{V_d}_{\text{Distortion}}$$

Amplifiers with feedback



$$V_{out} = A_v (V_{in} - \beta V_{out}) + \underbrace{V_d}_{\text{Same distortion for the same output } V_{out}}$$
$$\Rightarrow V_{out} [1 + \beta] = A_v V_{in} + V_d$$



$$V_{out} = \frac{A_v}{1 + \beta A_v} V_{in} + \frac{1}{1 + \beta A_v} V_d$$

Distortion suppressed by $\frac{1}{1 + \beta A_v}$

(3)

How do we decrease the number of comparators?

(7)



This is called a Pipeline ADC

With K N -bit stages
it requires only $K(2^N - 1)$ instead of $2^{KN} - 1$ comparators
but also $K - 1$ N -bit DACs and amplifiers.


→ Note that reference levels and offset errors must correspond to $N \cdot K$ bits resolution in order to achieve $N \cdot K$ bits.

Due to the S/H's, a new conversion can start as soon as the MSBs are converted. The output bits are then stored in shift registers.

The first pipeline stage has the highest accuracy requirements.

To prevent the residue from the previous stage to overflow or underflow the input range of the next stage, extended input ranges are used (redundant bits).

Example 1.5-bit subsystem implementation.



Phase 1 V_k is sampled over C_F and C_S , V_{k+1} is latched.

Phase 2 $V_{k+1} =$

$$\begin{cases} \left(1 + \frac{C_S}{C_F}\right)V_k - V_r \frac{C_S}{C_F} & V_k > \frac{V_r}{4} \\ \left(1 + \frac{C_S}{C_F}\right)V_k & -\frac{V_r}{4} < V_k \leq \frac{V_r}{4} \\ \left(1 + \frac{C_S}{C_F}\right)V_k + V_r \frac{C_S}{C_F} & V_k \leq -\frac{V_r}{4} \end{cases}$$

res. before $\times 2$

