## Lesson 7

**11.1**) For this problem you are given a cell library consisting of full adders and two-input Boolean gates (i.e. AND, OR, INVERT, etc.).

a) Design an N-bit two's complement subtracter using a minimal number of Boolean logic gates. The result of this process should be a block diagram. Specify the value of any required control signals (e.g.,  $C_{in}$ ).

**b)** Express the delay of your design as a function of N,  $t_{carry}$ ,  $t_{sum}$ , and the Boolean gate delays ( $t_{and}$ ,  $t_{or}$ ,  $t_{inv}$ , etc.).

**11.2)** The circuit of Fig. 11.1 implements a 1-bit datapath function in dynamic (precharge/ evaluate) logic.

**a)** Write down the Boolean expressions for outputs F and G. On which clock phases are outputs F and G valid?

**b)** To what datapath function could this unit be most directly applied (e.g., addition, sub-traction, comparison, shifting)?



Figure 11.1. Datapath module bit-slice.

**11.3)** Consider the dynamic logic circuit of Fig. 11.1.

a) What is the purpose of transistor  $M_1$ ? Is there another way to achieve this end that would reduce capacitive loading on  $\Phi$ ?

**b)** How can the evaluation phase of F be sped up by rearranging transistors? No transistors should be added, deleted, or resized.

**11.4)** The adder circuit in Fig. 11.2 makes extensive use of the transmission gate EXOR.

**a)** Explain how this gate operates. Derive the logic expression for the various circuit nodes. Why is this a good adder circuit?

**b)** Derive a first-order approximation of the capacitance on the  $C_o$ -node in equivalent gate- capacitances. Assume that gate and diffusion capacitances are approximately identical. Compare your result with the circuit of figure 11-6 in the course book.



Figure 11.2. Adder circuit.

	[11.1]	tor this problem you are given a cell library consisting of fill adders
		and two-imput Boolean logic gates (i.e. AND, OR, INVERT etc.)
	AB. AIB	a) Design an N-bit two's complement subtracter using a minimal number of Boolean legic gates. The result of this process should be
	C: -> FA -> FA ->	blockdiagram. Specify the value of any required control signals
		adder with an extra inversion stage "
		Two's complement numbers
		NECOTIVE NUMBER (INVERT ALL RUCE) / ADD ANE )
		= - + + + + + + + + + + + + + + + + + +
		A-B-CATB+1 SUBTRACTION IN TWO'S COMPLEMENT
		<u></u> ╉╶╡┊╡╉┊╡╋╼╉╅╅┪┫╉╦╤╋╍╢┥╤┺╋╦┥╋╠╸╋┲╋╋┟┝┟┟╎╴╴
		b) Express the delay of your design as a freetion of N, teamy, town and
e La constante da Carlo La constante da Carlo		b) Express the delay of your design as a pretion of N, teamy, tom and the Boolean gate delays (tand, tor, time, etc.)
۰ سر معرف الم		b) Express the delay of your design as a pretion of N, teamy, tsun and the Boolean gate delays (tand, tor, time, etc.) t= time + (N-1) teamy + tsum
۰ ۱۹۹۰ - می است ۱۹۹۰ - ۲۰۵۹ ۱۹۹۰ - ۲۰		b) Express the delay of your design as a pretion of N, teamy, tsun and the Boolean gate delays (tand, tor, time, etc.) t = time + (N-1) teamy + tsun invert chary airres carenation
		b) Express the delay of your design as a pretion of N, teamy, team and the Boolean gate delays (tand, ter, time, etc.) $t = t_{inv} + (N-1) t_{camy} + t_{sum}$ invite the converse of sum invite the transition the of sum B.I chain in to a sum to be a su
		b) Express the delay of your design as a pretion of N, teamy, town and the Boolean gate delays $(t_{and}, t_{ar}, t_{inv}, etc.)$ $t = t_{inv} + (N-1) t_{courry} + t_{sum}$ invert concurrent concurrent concurrent concurrent concurrent of the sum invert concurrent of the sum invert of the sum inv
		b) Express the delay of your desich as a methon of N, teamy, team and the Boolean gate delays (tand, tar, time, etc.) the time + (N-1) teamy + team invert caper appress carenation the trans of the second team team the trans of the second team team team team team team team team
		b) Express the delay of your design as a metion of N, teamy, tem and the Boolean gate delays (tand, ter, time, etc.) t = time + (N-1) teamy + team invert comment the encyclopien the transition of N, teamy, temp, temp, term invert comment term the term of the sign and the term invert comment of the term invert of the sign and the term invert of the sign and the term is a second term of the term is a second term of the term is a second term of the term term of the term of the term of the term of the term of the term is a second term of the term of the term of the term of term of the term of term of the term of term
		b) Express the delay of your design as a methon of N, teamy, tsun and the Boolean gate delays (tam), tar, time, etc.) t = time + (N-1) trany + time, etc.) t = time + (N-1) trany + time, etc.) transform communication the method of the second the sec
		b) Express the delay of your design as a pretion of N, team, tem and the Boolean gate delays (taud, ter, time, etc.) the time + (N-1) team, t team, more the constraints charges the charges charges the sum of the set
		b) Express the delay of your desiren as a pretion of N, teamy, team and the Boolean gate delays $(t_{and}, t_{ar}, t_{ar}, e+c.)$ $t = t_{and} + (N-1) t_{comp} + t_{cond}$ invest charge energy $(t_{and}, t_{ar}, t_{ar}, e+c.)$ $t_{ar}$ $t_{$
		b) Express the delay of your design ar a pretion of N, teamy, tem and We Boolean gate delays (tand tor, time etc.) t = time + (N-1) teamy + time invert chain affect: Delay of the offection the chain offection the
		b) Express the delay of your design at a preshin of N, teamy, team and the Boolean gate delays (tand the term the etc.) the time to be a second to be a se

The circuit of figure X11-1 implements à 1-1517 datapath in dynamic (precharge/evaluate) logic. 6 B ø Fig the Booleon expressions for and on which outputs a) Write down G.1 valid? Glock | phases | are outputs & and G  $F = \overline{S_n} = (\overline{A} + \overline{B})(\overline{C_n} + \overline{AB}) =$ AB+ Cm (A+B) = AB+ Cm (A+B) # is valid when \$ = 1  $S_{p}(A,B,c_{m},F) \neq (\overline{A},\overline{B},\overline{C}_{m}) + (\overline{A}+\overline{B}+\overline{C}_{m})F$  $G = P_{P}(A|B|G_{h},F) = (ABG_{h}) + (A+B+G_{h})F$ = (ABCin) + (A+B+Cin)(A+B)(Cin+AB) == (ABCin) + (AA+AB+AB+AB+B+B+B+A+CinB)(Cin+AB) == (ABCIN) + ABCIN + BBAB + ABCIN + ABCIN + ABAB + CINAB + CINAB + CINAB = = ABFin + ABCin + ABCIN + CINAB = (ABB) Gin (A@B)Ch Ĺ. = A @ B @ Cin G is valid when  $\phi = 0$ b) To what data path function could this with be mart dreatly reg addition, subtraction, comparison, shifting) FULL - 40062 F = CARRY OUT G - Sum

(See Exercise 11.2)
a) What is the purpose of transistor M1? Is there another very to achieve this end that would reduce the capatitive loading on the \$2 M1 predischarges the evaluation holder (A+B+Cin) to ensure that there is no charge sharing between this node and 5.
Otherwise enroneously, high values may occur. To reduce clock loading, the gate of Mill may be thed to Voll, that is a static BLEEDER. Use small (W/L) to reduce current and minimize silicon area b) thow can the enrolation phase of E be sped up by rearranging transistors ? No transistors should be added, deteted or restzed
After reawanging: Place Cin (blow signal) closest to the output. Cin HE IFA F While the circuitry "waits" for Cin to corrive. He internal nodes are discharged. A-HE IFB
No'. Gi depends on F and Ein. Cin always arrives before F is computed. F has already been placed clases + to Giss output



Derive a first-order approximation of the capacitance on the ]b)[ Co-node in equivalent gate - capacitances. Assume that continued gate and diffusion capacitonees are approximately identical. Compare your regults with the circuit of figure 71-6 Ť this girguit loads the Ca-node with 6 offusion capacitances (4) internal + and 2 from next cell) and 4 gate capacitances (from next cell) = 10 gate cap Try 17-6 hus 14 diffusion capacitances and 8 gute capacitances ~ 12 gate capacitances + +ţ : 1 ļ 1 ļ İ 1-\*\*\*\* í Ţ ] ÷ 1 ļ -----I ĩ į i ; l 1

**12.1)** For a memory containing a 4096word X 2048bit array of SRAM cells with a differential bit-line architecture, where the dynamic power consumption is dominated by charging and discharging the bit lines. The cells are tiled at a vertical pitch of 24 $\mu$ m and a horisontal pitch of 15 $\mu$ m. Each cell adds a load of 20fF to BL and BL. Bit lines are in metal1 and are 3 $\mu$ m wide. In this process, metal1 has an area capacitance of C<sub>a</sub>=0.031fF/ $\mu$ m<sup>2</sup> and a fringing capacitance of C<sub>f</sub>=0.044fF/ $\mu$ m.

**a**) Compute the capacitance loading each bit line. Break it down into contributions from wiring and and from memory cells.

**b)** Assume that the bit lines are precharged to 2.5V and are allowed to develop a maximum differential voltage of 2V (symmetric around the precharge voltage) during a read operation,. After reading a PMOS transistor is used to equalize the charges on the bitlines. What is the power consumption by the memory while reading at an access rate of 1MHz? Assume Vdd = 5V.

**12.2)** A 5-transistor SRAM cell is shown in Fig. 12.1. The bit line is precharged to Vdd before reading. The power supply voltage is 2.5 V and the channel length is 0.25  $\mu$ m for all transistors.



Figure 12.1. Five-transistor SRAM cell.

**a**) Describe the three constraints that should be imposed on the devices for guaranteeing safe read and write operations. Write down the equations and relations that would help you to size the transistors. Assume

$$V_M = V_{dd}/2$$

for the inverter formed by M4 and M3.

**b**) Based on the equations from a), discuss the required relative sizing of the transistors in the cell (e.g. transistor Mx must be k times wider than transistor My...).

**12.3**) Draw the transistor diagram of a two-port SRAM cell. A two-port memory can read or write two independent addresses simultaneously. Discuss qualitatively how this affects the transistor sizing in the cell.

## 12.1

For a memory containing a 4096 x 2048 bit array of SRAM cells with a differential bit line architecture, assume that the dynamic power consumption is dominated by charging and discharging the bit lines. The cells are tiled at a vertical pitch of 24  $\mu$ m and a horizontal pitch of 15  $\mu$ m. Each cell adds a load of 20fF to BL and BL. Bit lines are in metal1 and are 3  $\mu$ m wide. In this process metal1 has an area capacitance of

 $C_a = 0.031 \text{ fF}/\mu\text{m}^2$  and a fringing capacitance of  $C_f = 0.044 \text{ fF}/\mu\text{m}$ 



**a)** Compute the capacitance loading each bit line. Break it down into contributions from wiring and from memory cells.



**b)** If the bit lines are precharged to 2.5V and are allowed to develop a maximum differential voltage of 2V (symmetric around the precharge voltage) during a read operation, what is the power consumption by the memory while reading at an acess rate of 1 MHz?

The charges that has to be taken from the power supple is  $\Delta Q = \Delta V^*C$ The corresponding energy taken from the power supply is  $E = \Delta Q^*V_{DD} = \Delta V^*C^*V_{DD}$ During equalization, no new charges have to be added. Hence  $P_{bitline} = f^*C^*\Delta V^*V_{DD}$ And so  $P_{Memory} = 2048^*P_{bitline} = 1.02$  W

$$\begin{array}{l} \hline (2.2) a & cont'd \\ \hline (1) & \underline{Write \ a "ome" \ in \ X.} \\ & V_X \ must \ be \ forced \ above \ V_M. \\ \hline Is > I_1 \ for \ V_X \leq V_M \ must \ be \ fulfilled! \\ \hline Is & consider \ V_X = V_M = \underline{Vdd} \\ & V_{BL} = V_{dd} \ V_{WL} = Vdd \\ \hline \underline{Ms} \ V_{SB} = V_X = \underline{Vdd} \ V_T = V_{T0} + \delta(VIV_{SB} - 2\phi_{F1} - \sqrt{2|\phi_{F1}|}) \\ & V_T = 0.43 + 0.40 (V_{1.2S+0.6} - \sqrt{0.6}) = 0.6642V \\ & V_{min} = min \ (Vdd - V_X - V_T, \ Vdd - V_X, \ V_{BSAT}) = min \ (0.5866, 1.25, 0.63) \\ & = 0.586 \Rightarrow Saturation \\ Is = 115.10^{-6} \ \underline{Ws} \ 0.586 \ (0.586 - 0.586) (1 + 0.06 \cdot 1.25) = 2.122 \cdot 10^{-5} \ \underline{Ws} \\ \hline \underline{M1} \ V_{min} = min \ (Vdd - V_T, \ V_X, \ V_{BSAT}) = min \ (2.07, 1.25, 0.63) \\ & V_{lmin} = 0.63 \Rightarrow vod. \ saturation. \\ I_1 = 115 \cdot 10^{-6} \ \underline{W_1} \ 0.63(2.07 - 0.52) (1 + 0.06 \cdot 1.25) = 1.367 \cdot 10^{-4}W \\ & Is > I_1 \\ & I_S > I_1 \\ \hline \end{bmatrix} R \ eading \ a "zero" \\ BL \ storts \ on \ Vdd \ & V_{WL} = Vdd. \ This \ is \ the \ same \\ case \ as \ in \ (1) \ except \ that \ I_5 < |I_2| \Rightarrow W_5 < 0.40W_2 \end{array}$$

This is contradictory!

 $\bigcirc$ 

 $\bigcirc$ 

I Reading a "one" No problems! BL is precharged to Vdd and X starts on Vdd.

$$\begin{array}{cccc} (I) \Rightarrow & W_5 > 0.40 \ W_2 \\ (II) \Rightarrow & W_5 > 6.4 \ W_1 \\ (III) \Rightarrow & W_5 < 0.40 \ W_2 \\ Precharge & BL to \ Vdd/2 \ when reading, to make the memory to work! \end{array}$$

(12.2) a) (1) Write a "zero" in node X (Vdd in y)  
X starts high (VX = Vdd) VWL = Vdd VBL = 0V.  
If VX is forced below VM, then the right-hand  
Inverter will charge its output from ov  
to Vdd, which turns off M2 and turn on M1.  
The writing has succeeded!  
Hence, to write a zero in X: 
$$I_5 > |I_2|$$
 for  $V_X = V_M$   
must be fulfilled.  
X Consider  $V_X = V_M = \frac{Vdd}{2}$   
MS Vmin = min (Vdd - VT, VX, VDSAT) = min (2.07, 1.25, 0.63)  
Vmin = 0.63  $\Rightarrow$  Vel. set.  
 $I_5 = 115 \cdot 10^{\frac{6}{3}} \frac{W_5}{L_5} = 0.63(2.07 - 0.63)(1 + 0.06 \cdot 1.25) \approx 1.367 \cdot 10^{-4} \frac{W_5}{L_5}$   
 $\frac{M2}{L_2} V_{min} = min(1 - VH + |V_T||, |V_X - Vdd|, |V_{DSAT}|)$   
Voin = min(2.1, 1.25, 1.0) = 1.0  $\Rightarrow$  vel. sat.  
 $|I_2| = 30 \cdot 10^{\frac{6}{3}} \frac{W_2}{L_2} = 1.367 \cdot 10^{\frac{6}{3}} \frac{W_5}{L_2}$   
 $L_2 = L_5 \Rightarrow W_5 > 0.40 V_2$ 

C

W5> 0.40 W2

,



petermine the maximum possible current flowing into the cell b) omng a read operation. State clearly your assumptions and simplifications! \$ và∂ Maximum current flows when me starts switching MSTO (Va)-Vin) - M2 saturation? Vos > Vas - Vm ; Coo > 200 - Vm - Vm ; ~o> =2.V.FN Ligna ME PANATION OK w - 19,6-10-CAA22 19 6.10 024 (Leff) (Yas - Vmn) 3-2.0,743 2 Vrn = 0,743 V/ 45,3  $\hat{\gamma}$ i t Determine the size (W/L) of transistor M3 so that the voltage on the **c**) bit-live RB never drops below 2,54 during a read operation 本 びる=31 o] M3 linear? Vso < Vsa - 11Vtp1; -2,5 < - 11Vtp1; 2,5 < -0,239 -d[m3 VIds L. ar, M3. LINEAR 25 N2 saturation? Voi - Vrn; 2,5 > Vad- Vrn; 2,5 > Vad- Vrn; 2,5 > 3-2:0,713 (VOU-VTM)-IGM2 VFd2 2.5 > 1,514  $\begin{array}{c} OL, MR & SATURATION \\ \downarrow & \left(\frac{W}{Left}\right)_{2} = \left(\frac{\pi_{1}}{\varphi, \varphi}\right) \\ \end{array}$ T SITUATION AT STEADY STATE (1,8) DBS + Idz = Idz  $\frac{W_{11}}{2}\left(\frac{W_{1}}{L_{01}}\right)_{2}\left(\frac{W_{12}}{2}-\frac{W_{11}}{2}\right)_{2}^{2}=\frac{W_{11}}{L_{01}}\left(\frac{W_{11}}{L_{01}}\right)_{2}\left[\left(\frac{W_{11}}{L_{01}}-\frac{W_{11}}{2}\right)_{2}\frac{W_{11}}{2}\right]$ (W))(Vss2-VTn)2  $\frac{1}{4n}\left(\frac{W}{4eH}\right)_{2}\left(V_{0}-2.V_{TN}\right)^{2}$ ( Leff)3 (100 - 2 kp [ ( Vsq - 1/10 ) V505-2 kp [(+10-1++++)(++0-+15)] 1 PP 62 ky = 19,6 MA/V2 19 6-2 (3-2.0,743)2 1 271 = - 2,5  $\frac{k_{P}}{V_{TW}} = \frac{S_{1}H}{0.343} \frac{\mu_{1}H}{V_{TW}} \frac{1}{2}$ -113 2.15,4 (3-0,739)(3-2,5)  $\left(\frac{W}{4eff}\right)_3$ 8.3. Computed the time it takes to achieve a 0,154 Wolltage I drop on the bit line <u>d)</u> during a read operation. Assume Cc= 50 HF and Cb=20F 5 V00 -cb 100+=2150= Teb 140+31 Imak -0 Fang F Jeb. E H5,3,101 Ims VS 2 12 2! Imax D  $\begin{bmatrix} \ln \alpha p n e n a 1 \\ 1 = \alpha/t \end{bmatrix}$ = <u><...</u> T  $\frac{C_{L} - \Delta V}{I_{avg}} = /C_{L} = C_{b} = 2_{F} F / = \frac{2 \cdot 10^{-17} (3 - 2_{L} S)}{\frac{4 \cdot (S - 2_{L} S)}{2}}$ 44 1501. 4Hns t ; ., ns  $\approx$ 2 1