

VHDL3


- Repetition
buffer, record, loop
kombinaoriska processer
- Varning
latchar, hasard
- uprogCPU
VHDL-kod för mikromaskin med hämtfas
- Minnen i FGPA
Distributed RAM (LUT)
Block-RAM
- 3-portars registerfil
- pipeCPU
VHDL-kod för pipeline-CPU med instruktionshämtning
- VGA-labben
- Kravspec + Designspec

1

1

Angående buffer

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity counter is
port(clk, clear in std_logic;
      q: buffer unsigned(3 downto 0));
end counter;
architecture simple of counter is
begin
process (clk)
begin
if rising_edge(clk) then
if clear='0' then
q <= "0000";
elsif q=9 then
q <= "0000";
else
q <= q + 1;
end if;
end if;
end process;
end simple;
```



2

2

Man skriva så här också:

```


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity counter is
port(clk, clear: in std_logic;
      qout: out unsigned(3 downto 0));
end counter;

architecture simple of counter is
signal q: unsigned(3 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
if clear='0' then
q <= "0000";
elsif q=9 then
q <= "0000";
else
q <= q + 1;
end if;
end if;
end process;

qout <= q;
end simple;

```



3

record

```

type controlword is record
alu: unsigned(3 downto 0);
tobus: unsigned(2 downto 0);
halt: std_logic;
end record;

type styrminne is array(0 to 31) of controlword;

signal styr1, styr2: controlword;
signal mm: styrminne;

--
styr1.halt <= '0';
styr1.alu <= "1011";
styr1.tobus <= styr2.tobus;
--
mm(3) <= ("1011", "111", '0');

```



4


4

Lite överskurs - loop

Vi har en buss x , med 32 ledningar. Vi vill bilda paritet mellan alla ledningarna. Loopen beskriver på ett kompakt sätt det kombinatoriska nätet!

```
entity parity is
    port ( x : in  UNSIGNED (31 downto 0);
          pout : out  STD_LOGIC);
end entity;

architecture func of parity is
begin
    -- kombinatoriskt nät
    process(x)
        variable p: std_logic := '0';
    begin
        for i in 31 downto 0 loop
            p := p xor x(i);
        end loop;
        if p='1' then
            pout <= '1';
        else
            pout <= '0';
        end if;
    end process;
end architecture;
```




5

5

Kombinatoriska proccesser

Vi kan använda **process** för att göra kombinatorik + **if**- och **case**-saterna blir tillgängliga - varning för latchar!

Exempel: δ/λ -nätet i ett sekvensnät



```
process(clk)
begin
    if rising_edge(clk)
        q <= qplus;
    end if;
end process;
```

```
process(x,q)
begin
    u <= "00";
    qplus <= idle;

    -- sats för delta/lambda
    -- nu räcker det att beskriva
    -- när det inte ska va default
    ...
end;
```

alla insignaler, ej clk

Default-värden för alla utsignaler

6

OBS!

```
process (b)
begin
  y <= '0';
  if b='1' then
    y <= '1';
  end if;
end process;
```

betyder →

```
process (b)
begin
  if b='1' then
    y <= '1';
  else
    y <= '0';
  end if;
end process;
```

Blir KN →

```
y <= b;
```

Det lämpar sig inte alltid med en kombinatorisk process.

7

7

Ett varningsord : Önskade latchar

Vid **select**-sats och **case**-sats kräver VHDL att alla fall täcks!

Det är inte nödvändigt vid **if**-sats och **when**-sats!

Ibland är detta bra och ibland är det förskräckligt dåligt.

För de fall som inte täcks bibehålls föregående utsignal.


	Sekvensnät (inuti klockad process)	Kombinatorik?
Ofullst.	<pre>if count='1' then q <= q+1; end if;</pre>	<pre>u <= y when s(1) = '1' else x when s(0) = '1';</pre>
Fullst.	<pre>if count='1' then q <= q+1; else q <= q; end if;</pre>	<pre>u <= y when s(1) = '1' else x when s(0) = '1' else '0' when others;</pre>

8

8

Ett varningsord : Önskade latchar

Latch = asynkront minneselement





s	u
1	x
0	x
2	y
0	y

9

9

Latch


- Önskat (oklockat) minneselement pga kombinatorisk loop
- Ihopkoppling av Mealy-nät kan ge kombinatorisk loop!
Använd hellre Moore-nät!



10

10

Synkronisering + enpulsning. Bra!




12

12

Hasard

Def: Kortvariga värden på utgångarna från ett K-nät när någon insignal byter värde.

Exempel:




16

16

Hasard

Om f kopplas till en asynkron ingång, så fungerar inte nätet (som det var tänkt) !



Studera övergången i ett KD,

$$f = xz + x'y$$

		00	01	11	10
x	0			1	1
	1	1	1		

Hasarden kan elimineras

- 1) genom att lägga till termen yz,
 $f = xz + x'y + yz$
- 2) Synkronisera f
- 3) Undvika asynkrona ingångar

17

17

Asynkron/synkron reset?

```

process (clk, rst)
begin
  if rst='1' then
    q <= '0';
  elsif rising_edge(clk) then
    q <= q and x;
  end if;
end process;

```


```

process (clk)
begin
  if rising_edge(clk) then
    if rst='1' then
      q <= '0';
    else
      q <= q and x;
    end if;
  end if;
end process;

```

18

18



42

uprogCPU.vhd

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

-- CPU interface
entity cpu is
    port(clk      : in std_logic;
          rst     : in std_logic);
end entity;

architecture func of cpu is

    -- micro Memory component
    component uMem
        port(uAddr  : in unsigned(5 downto 0);
              uData  : out unsigned(15 downto 0));
    end component;

    -- program Memory componnt
    component uMem
        port(pAddr  : in unsigned(15 downto 0);
              pData  : out unsigned(15 downto 0));
    end component;

```

43

43

uprogCPU.vhd

```
-- micro Memory signals
signal uM      : unsigned(15 downto 0); -- micro Memory output
alias TB      : unsigned(2 downto 0) is uM(13 downto 11);
alias FB      : unsigned(2 downto 0) is uM(10 downto 8);
alias PCsig   : std_logic is uM(7);    -- (0:PC=PC, 1:PC++)
alias uPCsig  : std_logic is uM(6);    -- (0:uPC++, 1:uPC=uAddr)
alias uAddr   : unsigned(5 downto 0) is uM(5 downto 0);

-- program memory signals
signal PM      : unsigned(15 downto 0); -- Program Memory output

-- local registers
signal uPC     : unsigned(5 downto 0); -- micro Program Counter
signal PC      : unsigned(15 downto 0); -- Program Counter
signal IR      : unsigned(15 downto 0); -- Instruction Register
signal ASR     : unsigned(15 downto 0); -- Address Register

-- local combinatorials
signal DATA_BUS : unsigned(15 downto 0); -- Data Bus
```

44

44

uprogCPU.vhd

```
begin
-- mPC : micro Program Counter
process(clk)
begin
if rising_edge(clk) then
if (rst = '1') then
uPC <= (others => '0');
elsif (uPCsig = '1') then
uPC <= uAddr;
else
uPC <= uPC + 1;
end if;
end if;
end process;

-- IR : Instruction Register
process(clk)
begin
if rising_edge(clk) then
if (rst = '1') then
IR <= (others => '0');
elsif (FB = "001") then
IR <= DATA_BUS;
end if;
end if;
end process;

-- PC : Program Counter
process(clk)
begin
if rising_edge(clk) then
if (rst = '1') then
PC <= (others => '0');
elsif (FB = "011") then
PC <= DATA_BUS;
elsif (PCsig = '1') then
PC <= PC + 1;
end if;
end if;
end process;

-- ASR : Address Register
process(clk)
begin
if rising_edge(clk) then
if (rst = '1') then
ASR <= (others => '0');
elsif (FB = "100") then
ASR <= DATA_BUS;
end if;
end if;
end process;
```

45

45

uprogCPU.vhd

```
-- micro memory component connection
U0 : uMem port map(uAddr=>uPC, uData=>uM);

-- program memory component connection
U1 : pMem port map(pAddr=>ASR, pData=>PM);

DATA_BUS <= IR when (TB = "001") else
           PM when (TB = "010") else
           PC when (TB = "011") else
           ASR when (TB = "100") else
           (others => '0');

end architecture;
```

Makefile

```
...
proj.%: S=uprogCPU.vhd uMem.vhd pMem.vhd
proj.%: T=uprogCPU_tb.vhd
proj.%: U=Nexys3_Master.ucf
...
```

46

46

uMem.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity uMem is
  port(uAddr : in unsigned(5 downto 0);
       uData : out unsigned(15 downto 0));
end entity;

architecture func of uMem is
-- micro Memory
type u_mem_t is array (0 to 15) of unsigned(15 downto 0);
constant u_mem_c : u_mem_t :=
  --ALU_TB_FB_PC_uPC_uAddr
  (b"00_011_100_0_0_000000", -- ASR:=PC
   b"00_010_001_1_1_000000", -- IR:=PM, PC:=PC+1, uPC:=uAddr
   b"00_000_000_0_0_000000",
   .
   .
   .
   b"00_000_000_0_0_000000");

signal u_mem : u_mem_t := u_mem_c;

begin
  uData <= u_mem(to_integer(uAddr));
end architecture;
```

47

47

pMem.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity pMem is
    port(pAddr    : in unsigned(15 downto 0);
         pData    : out unsigned(15 downto 0));
end entity;


Architecture func of pMem is
-- program Memory
type p_mem_t is array (0 to 15) of unsigned(15 downto 0);
constant p_mem_c : p_mem_t :=
    (x"0042",      --
     x"00A0",      --
     x"0000",      --
     x"0000",
     . . .
     x"0000");

signal p_mem : p_mem_t := p_mem_c;

begin
    pData <= p_mem(to_integer(pAddr));
end architecture;
```

48

48



49

49

uprogCPU_tb.vhd

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY uprogCPU_tb IS
END uprogCPU_tb;

ARCHITECTURE func OF uprogCPU_tb IS

    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT uprogCPU
    PORT(
        clk : IN std_logic;
        rst : IN std_logic
    );
    END COMPONENT;

    --Inputs
    signal clk : std_logic := '0';
    signal rst : std_logic := '0';

    -- Clock period definitions
    constant clk_period : time := 1 us;

```

50

50

uprogCPU_tb.vhd

```
BEGIN

    -- Instantiate the Unit Under Test (UUT)
    uut: uprogCPU PORT MAP (
        clk => clk,
        rst => rst
    );

    -- Clock process definitions
    clk_process :process
    begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
    end process;

    rst <= '1', '0' after 1.5 us;

END;
```

51

51

Minnen i FPGA

- Distributed RAM (LUT) : passar till K1, K2, registerfil, programminne, mikrominne (ROM)
 - Kombinatorisk läsning
 - Klockad skrivning
- Block RAM: passar till bildminne, (programminne), ...
 - Klockad läsning
 - Klockad skrivning

Man kan påverka vilken minnestyp det blir med sin VHDL-kod, men i båda fallen rekommenderas att syntesverktyget får avgöra

52

52

```
entity L_RAM is
port (clk : in std_logic;
      -- port
      we : in std_logic;
      data_in : in std_logic_vector(7 downto 0);
      data_out : out std_logic_vector(7 downto 0);
      addr : in unsigned(10 downto 0));
end entity;

architecture func of L_RAM is
  -- RAM type
  type ram_t is array (0 to 2047) of std_logic_vector(7 downto 0);
  -- RAM init : address 0 = x"1F", other addresses = 0
  signal lram : ram_t := (0 => x"1F", others => (others => '0'));

  process (clk)
  begin
    if rising_edge(clk) then
      if (we = '1') then
        lram(to_integer(addr)) <= data_in;
      end if;
    end if;
  end process;

  data_out <= lram(to_integer(addr));
end architecture;
```

LUT-RAM
- "En-ports-RAM"
- Synkron skrivning
- ASynkron läsning

Access av minnet, ska **ENDAST** förekomma inne i RAM-komponenten. Detta för att undvika multipla instanser av minnet.

53

53

```

entity B_RAM is
port(clk : in std_logic;
  -- port 1
  we1 : in std_logic;
  data_in1 : in std_logic_vector(7 downto 0);
  data_out1 : out std_logic_vector(7 downto 0);
  addr1 : in unsigned(10 downto 0);
  -- port 2
  we2 : in std_logic;
  data_in2 : in std_logic_vector(7 downto 0);
  data_out2 : out std_logic_vector(7 downto 0);
  addr2 : in unsigned(10 downto 0));
end entity;

architecture func of B_RAM is
  -- RAM type
  type ram_t is array (0 to 2047) of std_logic_vector(7 downto 0);
  -- RAM init : address 0 = x"1F", other addresses = 0
  signal bram : ram_t := (0 => x"1F", others => (others => '0'));

  process (clk)
  begin
    if rising_edge(clk) then
      if (we1 = '1') then
        bram(to_integer(addr1)) <= data_in1;
      end if;
      data_out1 <= bram(to_integer(addr1));

      if (we2 = '1') then
        bram(to_integer(addr2)) <= data_in2;
      end if;
      data_out2 <= bram(to_integer(addr2));
    end if;
  end process;
end architecture;

```

Block-RAM


- "Två-ports-RAM"
- Synkron skrivning
- Synkron läsning

Access av minnet, ska **ENDAST** förekomma inne i RAM-komponenten. Detta för att undvika multipla instanser av minnet.

54


54

Registerfil i pipelinad dator 3-ports minne



36

58



59

RF.vhd

```

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

entity register_file is
  port(clk : in std_logic;
        r_a : in std_logic; -- read source register A signal
        r_b : in std_logic; -- read source register B signal
        addr_a : in unsigned(1 downto 0); -- source A address
        addr_b : in unsigned(1 downto 0); -- source B address
        w_d : in std_logic; -- write destination register signal
        addr_w : in unsigned(1 downto 0); -- destination address
        data_w : in unsigned(7 downto 0); -- destination data
        alu_a : out unsigned(7 downto 0); -- alu A data
        alu_b : out unsigned(7 downto 0) -- alu B data
  )
end entity;

```

60

60

RF.vhd

```

architecture func of register_file is

    signal R0, R1, R2, R3 : unsigned(7 downto 0); -- registers
    signal data_a, data_b : unsigned(7 downto 0);

begin

    process(clk)
    begin
        if rising_edge(clk) then
            if (w_d = '1') then
                case addr_w is
                    when "00" => R0 <= data_w;
                    when "01" => R1 <= data_w;
                    when "10" => R2 <= data_w;
                    when "11" => R3 <= data_w;
                end case;
            end if;
        end if;
    end process;
end architecture;

```

61

61

RF.vhd

```

data_a <= R0 when (addr_a = "00") else
    R1 when (addr_a = "01") else
    R2 when (addr_a = "10") else
    R3;

data_b <= R0 when (addr_b = "00") else
    R1 when (addr_b = "01") else
    R2 when (addr_b = "10") else
    R3;

alu_a <= data_w when ((addr_a = addr_w) and
    (w_d = '1') and
    (r_a = '1')) else
    data_a;

alu_b <= data_w when ((addr_b = addr_w) and
    (w_d = '1') and
    (r_b = '1')) else
    data_b;

end architecture;


```

62

62

Klassisk 5-steps pipeline

- **IF:** instruction fetch
hämta instr och ny PC
- **RR:** register read
läs reg/beräkna hopp
- **EXE:** execute
kör ALU
- **MEM:** read/write dmem
läs/skriv/ingenting
- **WB:** write back register
skriv reg/ingenting



63

pipeCPU.vhd

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

-- CPU interface
entity pipeCPU is
    port(
        clk : in std_logic;
        rst : in std_logic
    );
end entity;

```

64

64

pipeCPU.vhd

```
architecture func of pipeCPU is

    signal IR1 : unsigned(31 downto 0);
    alias IR1_op : unsigned(5 downto 0) is IR1(31 downto 26);
    alias IR1_d : unsigned(4 downto 0) is IR1(25 downto 21);
    alias IR1_a : unsigned(4 downto 0) is IR1(20 downto 16);
    alias IR1_b : unsigned(4 downto 0) is IR1(15 downto 11);
    alias IR1_c : unsigned(10 downto 0) is IR1(10 downto 0);

    signal IR2 : unsigned(31 downto 0);
    alias IR2_op : ...
    alias ...

    signal PC, PC1, PC2 : unsigned(10 downto 0);

    signal PMdata_out : unsigned(31 downto 0);
    signal pm_addr : unsigned(8 downto 0);

    constant iNOP : unsigned(5 downto 0) := "010101";
    constant iJ   : unsigned(5 downto 0) := "000000";
    constant iBF  : unsigned(5 downto 0) := "000100";
```

65

65

pipeCPU.vhd

```
component PM_comp is
    port(addr : in unsigned(8 downto 0);
          data_out : out unsigned(31 downto 0));
end component;

begin

    U1 : PM_comp port map(
        addr => pm_addr,
        data_out => PMdata_out
    );
```

66

66

pipeCPU.vhd

```
process (clk)
begin
  if rising_edge(clk) then
    if (rst='1') then
      PC <= (others => '0');
    elsif (IR2_op = iJ) then
      PC <= PC2;
    else
      PC <= PC + 1;
    end if;
  end if;
end process;

pm_addr <= PC(8 downto 0);

process (clk)
begin
  if rising_edge(clk) then
    if (rst='1') then
      PC1 <= (others => '0');
    else
      PC1 <= PC;
    end if;
  end if;
end process;
```

```
process (clk)
begin
  if rising_edge(clk) then
    if (rst='1') then
      PC2 <= (others => '0');
    else
      PC2 <= PC1 + IR1_c;
    end if;
  end if;
end process;
```

67

67

pipeCPU.vhd

```
process (clk)
begin
  if rising_edge(clk) then
    if (rst='1') then
      IR1 <= (others => '0');
      IR1_op <= iNOP;
    elsif (IR2_op = iJ) then
      IR1_op <= iNOP;
    else
      IR1 <= PMdata_out(31 downto 0);
    end if;
  end if;
end process;

process (clk)
begin
  if rising_edge(clk) then
    if (rst='1') then
      IR2 <= (others => '0');
      IR2_op <= iNOP;
    else
      IR2 <= IR1;
    end if;
  end if;
end process;

end architecture;
```

68

68

```

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity PM_comp is
  port(
    addr : in unsigned(8 downto 0);
    data_out : out unsigned(31 downto 0)
  );
end entity;

architecture func of PM_comp is

  type PM_t is array(0 to 511) of unsigned(31 downto 0);
  constant PM_c : PM_t := (
    X"04000000", -- dummy
    X"08000000", -- dummy
    X"000007FE", -- J 0
    X"0C000000", -- dummy
    X"10000000", -- dummy

    others => (others => '0')
  );

  signal PM : PM_t := PM_c;

begin
  data_out <= PM(to_integer(addr));
end architecture;

```


PM.vhd

Deklareras i separat fil : PM.vhd



69

69



70

70

- VGA-labben
 - Makefile
 - VHDL-filer
 - Nexys3.ucf
- Kravspec
- Designspect

71

71