

# Nexys3 BSB Support Files for PLB-based Designs



1300 NE Henley Court, Suite 3  
 Pullman, WA 99163  
 (509) 334 6306 Voice | (509) 334 6300 Fax

Revision: March 18, 2013

## Overview

This package will integrate board support for the Nexys3 Spartan-6 FPGA Development Board into Xilinx EDK tools. It includes board definition files for creating PLB-based MicroBlaze embedded designs in the Base System Builder (BSB). It also includes cores for custom peripherals such as the Digilent Usb-Epp interface, the 16MB Quad SPI Flash Memory and the 4-digit Seven-Segment Interface. With these files the BSB can be used to create Platform Studio projects initialized with cores that are properly configured to control the on-board peripherals. The currently supported cores are outlined in Table 1.

TABLE 1. BSB SUPPORTED PERIPHERALS

Peripheral	Peripheral name in BSB	Core name(s)	Notes
User Reset			BTNS is automatically assigned as the system reset input
16 MB PSRAM	Micron_RAM	xps_mch_emc	Any combination of these memories can be selected; a memory bus multiplexer resolves the shared buses; Digilent_quad_spi_if is a custom core; supports 1X, 2X and 4X modes
16-MB Parallel PCM	Numonyx_PCM	xps_mch_emc	
16MB SPI PCM in Quad mode	Digilent_quad_spi_if	quad_spi_if	
8 User Switches	Switches_8Bit	xps_gpio	--
4 User Push Buttons	Push_Buttons_4Bit	xps_gpio	BTNS (the center button) is automatically assigned as the system reset input
8 LED outputs	LEDs_8Bit	xps_gpio	--
UART	RS232_Uart_1	xps_uartlite/xps_uart16550	--
PS2 Keyboard or Mouse interface through USB	PS2_Mouse_Keyboard	xps_ps2	BSB does not connect automatically the interrupt outputs. It is recommended that after the BSB is generated to connect manually the Interrupt outputs to an interrupt controller
10/100/1000 Mbps Ethernet PHY	Soft_TEMAC	xps_ll_temac	Requires a license, otherwise will stop functioning on the board after a period of time
10/100 Mbps Ethernet PHY	Ethernet_MAC	xps_ethernetlite	Fully supports 10 mbps and 100 mbps speeds; exclusive to Soft_TEMAC
Digilent Usb-Epp interface	Digilent_Usb_Epp	d_usb_epp_dstm	Custom core; DSTM transfer mode support in future release
Seven-Segment Decoder	Ssg_Decoder_0	Ssg_decoder	Supports individual digit blanking and blinking, autoblank, variable refresh rate and blink rate and individual segment data

*For additional information on using these cores, please refer to their PDF datasheets*

## Using the BSB Support Files

Use the BSB Support Files for PLB as a Project Peripheral Repository Search Path such as in the example below:

1. Start Platform Studio and create a new project in Base System Builder. Choose PLB system in the “Create New XPS Project Using BSB Wizard” window.
2. Click on the “Browse” button beside the “Set Project Peripheral Repository Search Path” box and browse to the path containing the .lib subfolder from the BSB Support Files folder, then press OK. The BSB window should look like in the figure below:





Figure 1. BSB window with specifying the Peripheral Repository Search Path

Click OK. You should now be able to select the Digilent Nexys3 as your development board further in the Board Selection window.

## Using Interrupt for the Digilent Usb-Epp interface

EPP requests for the USB-EPP interface come from the USB port. If there is no answer in 100mS, the PC application will signal a timeout. Therefore, it is recommended that Epp requests are handled with an interrupt service routine instead of continuously polling the interface status. In order to use interrupt service routines, the interrupt request signal for the Digilent USB-EPP has to be connected to either an interrupt controller or the Microblaze processor interrupt input.

This can be done in BSB in the “Peripheral Configuration” window. Click on the “Digilent\_Usb\_Epp” peripheral and select “Use Interrupt” like is shown in Figure 2 below.



**Figure 2. Connecting the interrupt output for the Digilent\_Usb\_Epp interface in Base System Builder.**

In this case, BSB will automatically add an interrupt controller to the system and connect the Usb\_Epp interface interrupt output to the interrupt controller. The interrupt signal priority depends on what other interrupt signals are used in the system.

It is also recommended to use interrupts for the PS2-HID interface if using a mouse, due to the increased data rate of the mouse. BSB does support auto-connect for the PS2 interrupt signals, but these signals can be manually connected after the Base System is generated by using the System Assembly view’s Ports tab.

## Notes about the mem\_bus\_mux core:

In the “Peripheral Configuration” window, the “Available Peripherals” (left-side) pane contains a peripheral names mem\_bus\_mux\_0, with the core named mem\_bus\_mux. This core is used to split and multiplex the address and data buses for the three memories present in the system. The core is automatically added to the Base System and **does not have to be added by the user**. Adding the core to the system does not affect the system functionality.

## Using the Parallel Flash:

In the “Cache Configuration” window, both the Micron\_RAM (PSRAM) and the Numonyx\_PCM (Flash) memory appear as cacheable. Using caches is recommended because of the faster code execution and data read/write.

However, writing directly into the FLASH memory is not yet supported. If using caches, avoid selecting the Numonyx\_PCM for data cache memory.

The standard parallel Flash device on the Nexys3 is a 16Mbyte Micron Parallel PCM Flash. If the board has a larger Flash device, the user must increase the Flash Memory address space in System Assembly View after the Base System is generated. To do this:

1. In System Assembly View, click on the Addresses Tab and change the size of the Numonyx\_PCM memory to the appropriate size. See Figure 3 below.
2. Click on the “Generate Addresses” button




Figure 3. Changing the size of the Numonyx\_PCM Flash memory

After increasing the address space size, it is necessary to regenerate the addresses. This is due to the fact that each base address has to start from a value for which the least significant number of bits that form the address space must be 0. For example, if the Numonyx\_PCM size increases to 64MB, the the current base address, 0x87000000 is incorrect, because only the least significant 24 bits are 0. A correct address would be 0x8C000000, where the least significant 26 bits are 0.

## Using the xps\_II\_temac (Soft\_TEMAC) core

The Soft\_TEMAC core requires a license to run, although EDK offers an evaluation license which allows the core to function on the board for a period of time. The core allows operation at 100Mbps with the SMSC PHY.

Due to the size of the Spartan-6 FPGA device on the Nexys3 board, using the xps\_II\_temac core may not allow all of the selected peripherals in the system to fit. It is recommended that peripherals not used by the application be deselected.