Lecture 7: DMA, lab3, testbenches



TSEA44: Computer hardware - a system on a chip

2019-12-03

Today

- Hints for documentation
- DMA
- Lab3
- Testbenches



TSEA44: Computer hardware - a system on a chip

2019-12-03 3

Practical issues

- tftp sometimes generate "not a typewriter" error
 - File may still have been correctly transfered
 - Verify size of transmitted and recieved file using
 Is -I
- · Download file from FPGA system using firefox
 - Copy file to /mnt/htdocs/
 - Modify path in url to download file
 192.168.0.232/testfile

LINKÖPING UNIVERSITY

TSEA44: Computer hardware – a system on a chip

2019-12-03 4

Lab reports

- Lab1: Section 3.7.2 is good reading
 - Specifies what to include (code, diagrams, state graphs)
 - Specifies things to discuss in the report
 - Do not forget to read the rest of the chapter!
- Same type of section found for the other lab tasks also
- Include all code you have written/modified
 - Assume the reader have access to the original lab setup




2019-12-03 5

Creating schematics

- Alternatives
 - Openoffice/libreoffice diagram tool (I use this for slides)
 - Inkscape (potentially very nice looking, very cumbersome though)
 - Dia (decent if you have RTL library for it)
 - TikZ (if you really like latex)
 - MS Paint (I'm only kidding)
 - Hand drawn schematics from whiteboard/paper
 - Quality problems...
 - Visio (if you have a license for it)

LINKÖPING UNIVERSITY



TSEA44: Computer hardware - a system on a chip

2019-12-03 8

Array slicing


The size of the part select or slice must be constant, but the position can be variable.


logic [31:0] b; logic [7:0] a1, a2;


a1 = b[x -: 8]; // OK fixed width a2 = b[y +: 8]; // OK fixed width


d = b[x:y]; // not OK


LIU LINKÖPING























2019-12-03 18

Burst cycle types

Signal group	Value	Description
cti	000	Classic cycle
	001	Constant address burst cycle
	010	Incrementing burst cycle
	011-110	Reserved
	111	End of burst
bte	00	Linear burst
	01	4-beat wrap burst
	10	8-beat wrap burst
	11	16-beat wrap burst

LIU LINKÖPING


TSEA44: Computer hardware – a system on a chip


2019-12-03 19


Burst access


- Note: Only the SRAM memory controller i the Leela memory controller has burst support
 - It is a graphics controller not used in our lab setup














```
Testbench: top level

module jpeg_top_tb();
logic clk = 1'be;
logic rst = 1'b1;
wishbone wb(clk,rst), wbm(clk,rst);

initial begin
#75 rst = 1'b0;
end

always #20 clk = ~clk;

// Instantiate the tester
tester tester0();

// Instantiate the drivers
wishbone_tasks wb0(.*);

// Instantiate the DUT
jpeg_top_dut(.*);
mem_mem0(.*);
endmodule // jpeg_top_tb

LUNKOPING
```

```
2019-12-03 26
TSEA44: Computer bardware = a system on a chin
 Testbench: Hi-level tester
nrogram tester():
  int result = 0;
  int d = 32'h01020304;
  initial begin
    for (int i=0; i<16; i++) begin
     jpeg_top_tb.wb0.m_write(32'h96000000 + 4*i, d); // fill inmem d += 32'h04040404;
    jpeg_top_tb.wb0.m_write(32'h96001000, 32'h01000000); // start ax
    while (result != 32'h8000000)
      jpeg_top_tb.wb0.m_read(32'h96001000,result); // wait for ax
      for (int j=0; j<8; j++) begin
  for (int i=0: i<4: i++) begin</pre>
           jpeq_top_tb.wb0.m_read(32'h96000800 + 4*i + j*16,result);
          $fwrite(1,"%5d ", result >>> 16);
$fwrite(1,"%5d ", (result << 16) >>>16);
        $fwrite(1, "\n");
endprogram // tester
LINKÖPING
UNIVERSITY
```

```
TSEA44: Computer hardware - a system on a chip
                                                                                         2019-12-03 27
      Testbench: mem
module mem(wishbone.slave wbm);
  logic [7:0] rom[0:2047];
  logic [1:0] state;
   logic [8:0] adr;
integer blockx, blocky, x, y, i;
   initial begin
   // A test image, same as dma_dct_hw.c
   for (blocky=0; blocky<`HEIGHT; blocky++)
      for (blockx=0; blockx<`WIDTH; blockx++)
           for (i=1, y=0; y<8; y++)
              (x=2, y=0, y=0, y=1)
for (x=0; x<8; x+1)
  rom[blockx*8+x+(blocky*8+y)*`PITCH] = i++; // these are not wishbone cycles</pre>
   assign wbm.err = 1'b0;
   assign wbm.rty = 1'b0;
   always_ff @(posedge wbm.clk)
      if (wbm.rst)
                                                           assign wbm.ack = state[1];
          state <= 2'h0;
                                                          always_ff @(posedge wbm.clk)
          case (state)
                                                              adr <= wbm.adr[8:0];
             2'h0: if (wbm.stb) state <= 2'h1;
2'h1: state <= 2'h2;
                                                           assign wbm.dat_i = {rom[adr], rom[adr+1],
                                                                                  rom[adr+2], rom[adr+3]};
             2'h2: state <= 2'h0;
                                                        endmodule // mem
    LINKÖPING
UNIVERSITY
```

```
TSEA44: Computer hardware = a system on a chin
                                                                                                              2019-12-03 28
DMA? Easy!
// Init DMA-engine
         it UMA-engine
jpeg_top_tb.wb0.m_write(32'h96001800, 32'h0);
jpeg_top_tb.wb0.m_write(32'h96001804, ?);
jpeg_top_tb.wb0.m_write(32'h96001808, ?);
         jpeg_top_tb.wb0.m_write(32'h9600180c, ?);
jpeg_top_tb.wb0.m_write(32'h96001810, ?);
                                                                                          // start DMA engine
         for (int blocky=0; blocky<`HEIGHT; blocky++) begin
  for (int blockx=0; blockx<`WIDTH; blockx++) begin</pre>
                   // Wait for DCTDMA to fill the DCT accelerator
                      ile (?) // wait for block to finish
jpeq_top_tb.wb0.m_read(32'h96001810, result);
                   $display("blocky=%5d blockx=%5d", blocky, blockx);
                  for (int j=0; j<8; j++) begin
for (int i=0; i<4; i++) begin
                            peg_top_tb.wb0.m_read(32'h96000800 + 4*i + j*16, result);
Sfwrite(1,"%5d ", result >>> 16);
Sfwrite(1,"%5d ", (result << 16) >>>16);
                       $fwrite(1, "\n");
                  jpeg_top_tb.wb0.m_write(?);
                                                                                 // start next block
LIU LINKÖPING
```


```
2019-12-03 29
    TSEA44: Computer hardware - a system on a chip
                                                         task m_read(input [31:0] adr,
    wishbone tasks.sv
                                                                      output logic [31:0] data);
                                                            @(posedge wb.clk);
wb.adr <= adr;
                                                            wb.stb <= 1'b1;


    Mav/mav not consume time


                                                            wb.we <= 1'b0;
wb.cyc <= 1'b1;

    May/may not be synthable

Do not contain always/initial
On ont return values. Pass via output
                                                            wb.sel <= 4'hf;
                                                            @(posedge wb.clk);
 module wishbone_tasks(wishbone.master wb);
int result = 0;
                                                            while (!oldack) begin
                                                              @(posedge wb.clk);
    reg oldack:
                                                              #1;
    reg [31:0] olddat;
    always_ff @(posedge wb.clk) begin
                                                            wb.stb <= 1'b0;
       oldack <= wb.ack;
olddat <= wb.dat_i;
                                                            wb.we <= 1'b0;
wb.cyc <= 1'b0;
                                                            wb.sel <= 4'h0;
                                                            data = olddat;
                                                         endtask // m_read
                                                         // ********
                                                         task m_write(input [31:0] adr,
                                                           input [31:0] dat);
// similar to m_read
                                                          endtask // m_write
                                                      endmodule // wishbone_tasks
    LINKÖPING
UNIVERSITY
                                                                                              29
```








2019-12-03 33

program block

- Purpose: Identifies verification code
- A program is different from a module
 - Only initial blocks allowed
 - Executes last
 - (module -> clocking/assertions -> program)
 - No race situation in previous example!

The Program block functions pretty much like a C program Testbenches are more like software than hardware





2019-12-03 35


Clocking block

SystemVerilog adds the clocking block that identifies clock signals, and capture the timing and synchronization requirements of the blocks being modeled.

A clocking block assembles signals that are synchronous to a particular clock, and makes their timing explicit.

The clocking block is a key element in cycle-based methodology, which enables users to write testbenches at a higher level of abstraction. Rather than focusing on signals and transitions in time, the test can be defined in terms of cycles and transactions.


Possible to simulate setup and hold time



LINKÖPING UNIVERSITY

```
TSEA44: Computer hardware - a system on a chip
                                                                 2019-12-03 36
Clocking block
                                          module tb();
                                             logic
                                                          clk = 1'b0;
                                                          rst = 1'b1;
                                              logic
interface wishbone(input clk,rst);
   wire stb.ack:
                                              // instantiate a WB
                                              wishbone wb(clk,rst);
   clocking cb @(posedge clk);
      input ack;
                                              initial begin
      output stb;
                                                #75 rst = 1'b0;
   endclocking // cb
   modport tb (clocking cb.
                                              always #20 clk = ~clk;
                input clk,rst);
                                              // Instantiate the DUT
endinterface // wishbone
                                              jpeg_top dut(.*);
                                              // Instantiate the tester
                                              tester tester0(.*);
                                          mem mem0(.*);
endmodule // jpeg_top_tb
LINKÖPING
LINIVERSITY
```

```
2019-12-03 37
TSEA44: Computer hardware - a system on a chip
Clocking block
program tester(wishbone.tb wb);
                                               module jpeg_top(wishbone wb);
                                                   reg state;
   initial begin
                                                   assign wb.ack = state;
      for (int i=0; i<3; i++) begin
          wb.cb.stb <= 0;
                                                   always_ff @(posedge wb.clk)
                                                     if (wb.rst)
         wb.cb.stb <= 1:
                                                       state <= 1'b0:
          while (wb.cb.ack==0)
                                                     else if(state)
  state <= 1'b0;</pre>
            ##1;
                                                     else if (wb.stb)
                                                       state <= 1'b1;
   end
endprogram // tester
                                                endmodule // jpeg_top
                                stb
                                ack
LINKÖPING
UNIVERSITY
```



Object Oriented Programming

SV includes OOP

Classes can be defined

Inside a program

Inside a module

Stand alone


```
TSEA44: Computer hardware - a system on a chip
                                                                                                    2019-12-03 40
 OOP
program class_t;
                                                               // Function in class (object method)
  function integer get_size();
       // members in class integer size;
                                                                          get_size = this.size;
        integer payload [];
                                                                      endfunction
       // Constructor function new (integer size);
                                                                   endclass
          begin
this.size = size;
                                                                   packet pkt;
            tnis.size = size;
payload = new[size];
for (i=0; i < this.size; i ++)
  payload[i] = $random();</pre>
                                                                  initial begin
                                                                     pkt = new(5);
                                                                     // Task in class (object method)
task print ();
        begin
Swrite("Payload : ");
for (i=0; i < size; i ++)
   Swrite("%x ",payload[i]);</pre>
                                                               endprogram
             $write("\n");
LINKÖPING
LINIVERSITY
```

TSEA44: Computer hardware - a system on a chip

2019-12-03 41

What is an assertion?


· A concise description of [un]desired behavior



"After the request signal is asserted, the acknowledge signal must come 1 to 3 cycles later"

Tom Fitzpatrick, SystemVerilog for VHDL Users, DATE'04

LU LINKÖPING UNIVERSITY



2019-12-03 43

Assertions

- Assertions are built of
 - 1. Boolean expressions
 - 2. Sequences
 - 3. Properties
 - 4. Assertion directives



Sequential regular expressions

Describing a sequence of events
Sequences of Boolean expressions can be described with a specified time step in-between
##N delay operator

* [*N] repetition operator

| **Comparison**
| **Compar

TSEA44: Computer hardware – a system on a chip

2019-12-03 45

Properties

- Declare property by name
- Formal parameters to enable property reuse
- Top level operators not desired/undesired disable iff reset |->, |=> implication

property p1;
disable iff (rst)
 x |-> s1;
endproperty



2019-12-03 46

Assertion Directives

- assert checks that the property is never violated
- cover tracks all occurrences of property
 a1: assert p1 else \$display("grr");

LINKÖPING UNIVERSITY

TSEA44: Computer hardware - a system on a chip

2019-12-03 47


Coverage


- Code coverage (code profiling)
 - reflects how thorough the HDL code was exercised
- Functional Coverage (histogram binning)
 - perceives the design from a user's or a system point of view
 - Have you covered all of your typical scenarios?
 - Error cases? Corner cases? Protocols?
- · Functional coverage also allows relationships,
 - "OK, I've covered every state in my state machine, but did I ever have an interrupt at the same time? When the input buffer was full, did I have all types of packets injected? Did I ever inject two errorneous packets in a row?"

LINKÖPING UNIVERSITY


```
TSEA44: Computer bardware = a system on a chin
                                                                               2019-12-03 48
                                                memory mem = new();
 Coverage
                                                // Task to drive values
                                                task drive (input [7:0] a, input [7:0] d,
                                                             input r);
// DUT With Coverage
                                                  #5 en <= 1;
module simple_coverage();
                                                  addr <= a;
                                                  rw <= r;
logic [7:0] addr;
                                                  data <= d;
logic [7:0] data;
                                                  par <= ^d;
              par;
rw;
logic
                                                  $display ("@%2tns Address :%d data %x,
logic
                                                            rw %x, parity %x",
$time,a,d,r, ^d);
// Coverage Group
                                                 rw <= 0;
data <= 0;
covergroup memory @ (posedge en);
 address : coverpoint addr {
bins low = {0,50};
                                                  par <= 0;
                                                  addr <= 0;
   bins med = {51,150};
bins high = {151,255};
                                                 rw <= 0;
                                                endtask
  parity : coverpoint par {
                                                // Testvector generation
   bins even = {0};
bins odd = {1};
                                                initial begi
                                                  repeat (10) begin
drive ($random,$random,$random);
  read_write : coverpoint rw {
    bins read = \{0\}:
    bins write = {1};
                                                  #10 $finish;
                                                end
endgroup
LINKÖPING
UNIVERSITY
```

```
TSEA44: Computer hardware - a system on a chip
                                                                                      2019-12-03 49
 Report
# @ 5ns Address : 36 data 81, rw 1, parity 0
# @15ns Address : 99 data 0d, rw 1, parity 1
# @25ns Address :101 data 12, rw 1, parity 0
 # @35ns Address : 13 data 76, rw 1, parity
                                                  ModelSim says:
 # @COVERGROUP COVERAGE:5, rw 0, parity
                                           v Metric
 # @Covergroup:ss :143 data f2, rw 0, par
                                                      Goal/ Status
    TYPE /simple_coverage/memory
Coverpoint memory::address
                                             44.4%
                                                        100 Uncovered
                                             33.3%
                                                         100 Uncovered
         covered/total bins:
        hin low
                                                      1 Covered
                                                     1 ZERO
        bin med
                                                      1 ZERO
                                             50.0%
      Coverpoint memory::parity
                                                        100 Uncovered
                                                                                  Report
        covered/total bins:
         bin even
                                                                               generator:
        bin odd
                                                     1 ZERO
      Coverpoint memory::read write
                                             50.0%
                                                        100 Uncovered
        covered/total bins:
                                                     1 Covered
                                                    1 ZERO
        hin write
   TOTAL COVERGROUP COVERAGE: 44.4% COVERGROUP TYPES: 1
LINKÖPING
UNIVERSITY
```





```
TSEA44: Computer hardware - a system on a chip
                                                                      2019-12-03 52
Constrained randomization
    program rc;
    class Bus;
  rand bit[31:0] addr;
       rand bit[31:0] data;
       constraint word_align {addr[1:0] == 2'b0;
                                 addr[31:24] == 8'h99;}
    endclass // Bus
       initial begin
           Bus bus = new;
repeat (50) begin
          if ( bus.randomize() == 1 )
$display ("addr = 0x%h data = 0x%h\n",
                            bus.addr, bus.data);
            $display ("Randomization failed.\n");
           end
    endprogram // rc
LINKÖPING
UNIVERSITY
```



```
TSEA44: Computer hardware - a system on a chip

An example-sketch

• WB arbitration test

- Instantiate 4 wishbone_tasks
program tester2();
initial begin

fork
begin // 2
for (int 1; i<100; i++)
jpeg_top_tb.wb2.m_write(32'h100, 32'h0);
end

begin // 6
for (int 1; i<100; i++)
jpeg_top_tb.wb6.m_write(32'h20000000, result);
end

end
endprogram

LINKOPING
UNIVERSITY
```

