


TSEA26 Tutorial 5. Address Generation Units

Frans Skarman

December 3, 2021

Address Generation Units (AGUs)



- ▶ Hardware for computing addresses for the data memories
- ▶ Inputs:
 - ▶ Decoded instructions
 - ▶ Data from RF
 - ▶ Data in Address Register
- ▶ Outputs:
 - ▶ Addresses for data memories
 - ▶ New values for Address Registers

Why?

- ▶ Memory addressing and compute are often independent
- ▶ Allows offloading of task from ALU
- ▶ Allows computation in parallel with ALU and MAC
- ▶ `sum += DM0[ptr0++] * DM1[ptr1++]` in a single cycle

Addressing Modes


Examples of addressing modes

Name	Description	Example
Direct	$A \leftarrow \text{Constant from instruction}$	<code>ld r0, (5)</code>
Register indirect	$A \leftarrow \text{Value from register}$	<code>ld r0, (r1)</code>
Index	$A \leftarrow \text{arX} + \text{value from register}$	<code>ld r0, (ar0, r1)</code>
	$A \leftarrow \text{arX} + \text{constant}$	<code>ld r0, (ar0, 5)</code>
Post increment/decrement	$A \leftarrow \text{arX}, \quad \text{arX} \leftarrow \text{arX} + 1$	<code>ld r0, (ar0++)</code>
Variable post increment	$A \leftarrow \text{arX}, \quad \text{arX} \leftarrow \text{arX} + \textit{STEP}$	<code>ld r0, (ar0+=STEP)</code>
...		

Lots of more options: modulo addressing, pre-increment, whatever suits your program

General AGU structure

- ▶ General structure with a single address register
- ▶ Address calculation unit for computing next ACR value
 - ▶ Adder for incremental addressing
 - ▶ Top/bot/step registers
- ▶ A bit more complexity with multiple ARs



Exercises

- ▶ Exercise 5.1 to 5.3