### TSEA26 Tutorial 5. Address Generation Units

Frans Skarman

December 3, 2021

# Address Generation Units (AGUs)



 Hardware for computing addresses for the data memories

Inputs:

- Decoded instructions
- Data from RF
- Data in Address Register

Outputs:

- Addresses for data memories
- New values for Address Registers

## Why?

- Memory addressing and compute are often independent
- Allows offloading of task from ALU
- Allows computation in parallel with ALU and MAC
- sum += DMO[ptr0++] \* DM1[ptr1++] in a single cycle

(ロ)、(型)、(E)、(E)、(E)、(O)への

### Addressing Modes

Examples of addressing modes

Name	Description	Example
Direct	$A \leftarrow Constant from instruction$	ld r0, (5)
Register indirect	$A \leftarrow Value from register$	ld r0, (r1)
Index	$A \Leftarrow \mathtt{arX} + \mathtt{value}$ from register	ld r0, (ar0, r1)
	$\textit{A} \Leftarrow \texttt{arX} + \texttt{constant}$	ld r0, (ar0, 5)
Post increment/decremnt	$A \Leftarrow \texttt{arX},  \texttt{arX} \Leftarrow \texttt{arX} + 1$	ld r0, (ar0++)
Variable post increment	$A \Leftarrow \texttt{arX},  \texttt{arX} \Leftarrow \texttt{arX} + STEP$	ld r0, (ar0+=STEP)

Lots of more options: modulo addressing, pre-increment, whatever suits your program

### General AGU structure

- General structure with a single address register
- Address calculation unit for computing next ACR value
  - Adder for incremental addressing
  - Top/bot/step registers
- A bit more complexity with multiple ARs







