



## This lecture:

**GPU evolution and GPU architecture** 

How to write simple CUDA programs

How to port from the CPU

How to optimize

**Alternatives: OpenCL, GLSL, Compute shaders** 




## Lecture questions:

1. Why did the GPU evolve into a general purpose parallel processor?

2. What operations do tensor cores accelerate?

3. How can you limit global memory access in CUDA?





## **GFLOPS** in numbers:

	GPU	CPU	
1995:	0.001	0.09	
2005:	40	5.6	* Theoretical, 16 cores
2011:	2488	91	*** Theoretical peak p
2015:	7000	176	
2016:	16380	400-700*	Gets complicated
2017:	110000**	4000**	CUDA vs tensor o
			(Vario

## (Various sources)

d here: cores

Titan V performance


es




## How about economy: dollar per GFLOPS?

1961:	8.3 trillion
1984:	42 million
1997:	42000 (CPU cluster)
2000:	836-13 <b>0</b> 0
2007:	52
2012:	0.73 (AMD 7970)
2013:	0.22 (PS4)
2015:	0.08 (Radeon R9 295)









# SIMD

Single instruction, multiple data Simplifies instruction handling. All cores get the same instruction. Excellent for operations where one operation must be made on many data elements.

> Is that so common? Yes! Data best in stored arrays.



## SIMT - Single Instruction, Multiple Thread A variant of SIMD. Parallelism expressed as threads. A programming model, but also demands that the hardware can handle threads very fast. Threads dependent - executed in a SIMD processor!

So, why does SIMT fit a graphics processor so well?




# Data Oriented Programming

DOP optimizes for performance. Data structures selected to fit the computations, instead of the programmer!

Optimize for the end user instead for the programmer!

Popular in the game industry - why not elsewhere?





## Major past and current success stories:

## Crypto currency

Bitcoins, Litecoins and others.

## Deep learning

Learning systems based on very large neural networks.



## Why did GPUs get so much performance?


Early problem with large amounts of data. (Complex geometry, millions of output pixels.)


**Graphics pipeline designed for parallelism!** 

Hiding memory latency by parallelism

Volume. 3D graphics boards central component in game industry. Everybody wants one!


New games need new impressive features. Many important advancements started as game features.












Early GPUs could draw textured, shaded triangles much faster than the CPU.

Must do matrix multiplication and divisions fast.

Next generation could transform vertices and normalize vectors.



Must process many pixels fast!



Early GPUs could draw textured, shaded triangles much faster than the CPU.

Must do matrix multiplication and divisions fast.


Next generation could transform vertices and normalize vectors.

Must have programmable parts.

This was added to make Phong shading and bump mapping.







Early GPUs could draw textured, shaded triangles much faster than the CPU.

Must do matrix multiplication and divisions fast.

Next generation could transform vertices and normalize vectors.

Must have programmable parts.

This was added to make Phong shading and bump mapping.

Must work in floating-point!

This was for light effects, HDR.



## A look at the GPU architecture

Over to the timeline, big changes:

**Pre-G80: Separate vertex and fragment processors.** 


Hard-wired for graphics. Load balance problems.


G80: Unified architecture. More suited for GPGPU. Higher performance due to better load balancing.

GT100: Much more double precision

TU102: Tensor & RT cores

(Similar track for AMD)







## Hardware formerly between vertex and fragment processors

## Unified processors!


## Framebuffer operations







## The vital part: The SM



SM: 8 cores


but also

**SFU: Special functions unit** 

Shared memory

**Register memory in each core** 

Instruction handling/thread management



# 16 SMs 32 cores per SM Important change: Much area for L2 cache!



# **More on Fermi**

4x performance for double (64-bit FP)

More silicon space for cache! More like a CPU.

**CGPU = Computing Graphics Processing Unit** 

=> NVidia aims for GPGPU with Fermi!



# 2018: Turing

Big change towards specialized parts

- Tensor cores
  - RT cores
- Focus on raytracing and learning

Still new - Is it a big step?






# Turing vs G80

G80 = unification, only one kind of cores = better use of hardware

Turing = separation, three kinds of cores... meaning what?

**Contradiction!** Will this last?







# **GPU** hardware now in three parts

- General purpose
- Real time ray-tracing
  - Deep learning

General pupose first, then a look into the others




# **Turing GPUs**

## The latest and hottest - and the biggest change since **G80!**

## • RT cores Tensor cores

- Cooperative groups
- Modified thread model



## 6 groups with 14 SMs in each = 84 SMs



# **Multiple levels**


## Each SM = 4 different kind of computing cores

								tion Cache						_
			nstruc								struct			
		-	nedule							-			hread/clk)	
	Di	spatcl	h Unit	(32 th	read/o	cik)			Dis	spatch	i Unit (	(32 th	read/clk)	
	Reg	ister	File (1	16,384	4 x 32	2-bit)			Reg	ister	File (1	16,384	4 x 32-bit)	
FP64	INT	INT	FP32	FP32	H			FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32	TEN	ISOR	TENSOR	FP64	INT	INT	FP32	FP32	TENSOR	TENSO
FP64	INT	INT	FP32	FP32		DRE	CORE	FP64	INT	INT	FP32	FP32	CORE	CORE
FP64	INT	INT	FP32	FP32	Ħ			FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32	Ħ			FP64	INT	INT	FP32	FP32		
LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ LD/ ST ST	SFU
			nstruc								struct			
		-	nedulei h Unit										hread/clk) read/clk)	
			File (1										4 x 32-bit)	
FP64	INT	INT	FP32	FP32	H			FP64	INT	INT	FP32	FP32		
FP64 FP64	INT INT	INT INT	FP32 FP32					FP64 FP64	INT INT	INT INT	FP32 FP32			
				FP32								FP32		
FP64	INT	INT	FP32 FP32	FP32	TEN	ISOR	TENSOR	FP64	INT	INT	FP32	FP32 FP32	TENSOR	TENSO
FP64 FP64	INT INT	INT INT	FP32 FP32	FP32 FP32 FP32		ISOR DRE	TENSOR CORE	FP64 FP64	INT INT	INT	FP32 FP32	FP32 FP32 FP32	TENSOR	
FP64 FP64 FP64	INT INT INT	INT INT INT	FP32 FP32 FP32	FP32 FP32 FP32 FP32				FP64 FP64 FP64	INT INT INT	INT INT INT	FP32 FP32 FP32	FP32 FP32 FP32 FP32		
FP64 FP64 FP64 FP64	INT INT INT INT	INT INT INT	FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32				FP64 FP64 FP64 FP64	INT INT INT INT	INT INT INT INT	FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32		TENSO
FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT	INT INT INT INT	FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32				FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT	INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32		
FP64 FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT INT INT	INT INT INT INT INT INT LD/	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	CC			FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT	INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/	LD/ LD/	
FP64 FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT	INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	cc	DRE	CORE	FP64 FP64 FP64 FP64 FP64 FP64 FP64 LD/LD/LD/	INT INT INT INT INT INT INT INT INT INT	INT INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	CORE	CORE

L0 Instruction Cache										
Warp Scheduler (32 thread/clk)										
Dispatch Unit (32 thread/clk)										
	Regis	ter l	File (1	16,384	4 x 32	2-bit)				
FP64	INT I	NT	FP32	FP32						
FP64	INT I	NT	FP32	FP32						
FP64	INT I	NT	FP32	FP32						
FP64	INT I	NT	FP32	FP32		SOR	TENSOR			
FP64	INT I	NT	FP32	FP32	CC	DRE	CORE			
FP64	INT I	NT	FP32	FP32						
FP64	INT I	NT	FP32	FP32						
FP64	INT I	NT	FP32	FP32	$\mathbb{H}$					
LD/ LD/ ST ST		LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU			

## 64 FP32 cores 64 INT32 cores 32 FP64 cores 8 Tensor cores

## in 4 groups







## RT cores = Raytracing cores Tensor cores

**Special-purpose hardware in Turing GPUs** 












# 4x4 matrix multiplication

Matrix multiplication in *low precision* 



# Build bigger multiplications with 4x4 as building block.







# Using tensor cores

### "Inside" CUDA; New subset of CUDA API.

### Also used by several libraries.

template<typename Use, int m, int n, int k, typename T, typename Layout=void> class fragment;

void load\_matrix\_sync(fragment<...> &a, const T\* mptr, unsigned ldm); void load\_matrix\_sync(fragment<...> &a, const T\* mptr, unsigned ldm, layout\_t layout); void store\_matrix\_sync(T\* mptr, const fragment<...> &a, unsigned ldm, layout\_t layout); void fill\_fragment(fragment<...> &a, const T& v); void mma\_sync(fragment<...> &d, const fragment<...> &a, const fragment<...> &b, const fragment<...> &c, bool satf=false);



# **Cooperative groups**

### **Cooperative groups allow synchronization over parts** of a block/SM instead of the whole block.

Gives more flexible synchronization, allows more threads to keep working while others wait for a synchronization.



# Modified thread model


### Thread model: Warps are controlled by an active mask to map out threads depending on branching ("if" statements)


**Turing modifies this by interleaving branch** execution.



### Information Coding / Computer Graphics, ISY, LiTH


### Old model: One branch is executed at a time





Time

### New model: Branch execution is interleaved







# **Conclusions on Turing:**

- Extremely high parallelism: 84 SMs with multiple warp capability and numerous cores in each
  - Tensor cores for accelerating matrix mult + accumulate for deep learning
    - RT cores
    - Additional new flexibility



# Related parallelization efforts IBM Cell (next generation canceled!) Intel Larabee ("put on ice" - dead) GPUs are the clear winners so far!







Information Coding / Computer Graphics, ISY, LiTH					
How does it compare?					
	Xeon E5-2670	Xeon Phi 5110P	Tesla K20X		
Cores	8	60	14 <u>SMX</u>		
Logical Cores	16 ( <u>HT</u> )	240 ( <u>HT</u> )	2,688 CUDA cores		
Frequency	2.60GHz	1.053GHz	735MHz		
GFLOPs (double)	333	1,010	1,317		
SIMD width	256 Bits	512 Bits	N/A		
Memory	~16-128GB	8GB	6GB		
Memory B/W	51.2GB/s	320GB/s	250GB/s		
Threading	software	software	hardware		




# Test: Does it compete?

Paths	Sequential	Sandy-Bridge CPU <sup>1,2</sup>	Xeon Phi <sup>1,2</sup>
128K	13,062ms	694ms	603ms
256K	26,106ms	1,399ms	795ms
512K	52,223ms	2,771ms	1,200ms

<sup>1</sup> The Sandy-Bridge and Phi implementations make use of SIMD vector intrinsics. -

<sup>2</sup> The MRG32K3a random generator from the cuRAND library (GPU) and MKL library (Sandy-Bridge/Phi) were used.

# The GPU still wins! (Even over other SIMD!)





# **Conclusion comparison** SB - Xeon Phi - GPU

Even the CPU performed pretty well. All use SIMD (at least partially) for best performance! All require you to code in parallel!






# Dedicated hardware for deep learning

There is work on ASICs for deep learning. Most notable: Tensor processing unit (TPU)? Proprietary, in-house chips. Inflexible.

For flexible, programmable, general-pupose applications, the GPU holds the lead.





# And this brought us to: **GPGPU/GPU Computing**

**General Purpose computation on Graphics Processing Units** 

Mark Harris, 2002

Perform demanding calculations on the GPU instead of the CPU!

At first, appeared to be a wild idea, but is now a very serious technology! Results were highly varied in the early years, but the GPU advantage has grown bigger and bigger.



# **GPGPU** approaches

- Using fixed pipeline graphics
  - Shader programs
    - CUDA
    - OpenCL
  - Compute shaders




### **Fixed pipeline GPGPU**

# Reformulate a problem to something that can be done by standard graphics operations.

Limited success 1999/2000. Not of any practical interest!

Example: Jörgen Ahlberg, face tracking






### Fragment (pixel) shader based GPGPU

Portable! All GPUs can use shaders, no need for extra software, run using standard software/drivers.

All modern shader languages (GLSL, Cg, HLSL) are similar and easy to program in.

**Requires a re-mapping of data to textures.** 

Very good results already in 2005: 8x speedups overall reported!





### **CUDA-based GPGPU**

Only works on NVidia hardware.

**Requires extra software - which isn't very elegant.** 

Nice integration of CPU and GPU code in the same program.

Excellent results! 100x speedups are common - before optimizing! Even low-end GPUs give significant boosts.




### **OpenCL-based GPGPU**

Works on various hardware - not only GPUs.

Developed by Khronos Group, pushed by Apple.

Harder to get started, software looks pretty much like programming shaders.





### **OpenGL Compute shaders**

**Built into OpenGL** 

Similar to OpenCL

**Good portability** 

### **Direct Compute Compute shaders**

**Built into DirectX** 

Similar to OpenCL

MS only



### Information Coding / Computer Graphics, ISY, LiTH

### Vulkan

The "new OpenGL", arrived 2016.

"Bleeding edge".

Future main generic GPU platform for both graphics and computing?

Same compute shaders as OpenGL.

### Metal

Apples "Vulkan".

Apple has deprecated everything else - including OpenCL

"Metal Performance Shaders".

Apple only.



### **Use the source, Luke!**


Four trivial examples:

**Hello World! for CUDA** 

**Hello World! for OpenCL** 

Hello World for GLSL

**Hello World for Compute Shaders** 






Information Coding / Computer Graphics, ISY, LiTH

## CUDA = Compute Unified Device Architecture

**Developed by NVidia** 



Only available on NVidia boards, G80 or better GPU architecture

Designed to hide the graphics heritage and add control and flexibility



# **Computing model:**

1. Upload data to GPU

2. Execute kernel

3. Download result

Similar to shader-based solutions and **OpenCL** 




# Integrated source

# Source of host and kernel code in the same source file!

Major difference to shaders and OpenCL.

Kernel code identified by special modifiers.





### About CUDA


### Architecture and C extension

# Spawn a large number of threads, to be ran virtually in parallel

Just like in graphics! Fragments/computations not quite executed in parallel.

A bunch at a time - a *warp*.

Looks much more like an ordinary C program! No more "data stored as pixels" - just arrays!





### Simple CUDA example

A working, compilable example

#include <stdio.h>

const int N = 16; const int blocksize = 16;

```
__global__
void simple(float *c)
{
 c[threadIdx.x] = threadIdx.x;
}
```

```
int main()
Ł
int i;
float *c = new float[N];
float *cd;
 const int size = N*sizeof(float);
```

```
cudaMalloc( (void**)&cd, size );
dim3 dimBlock( blocksize, 1 );
dim3 dimGrid( 1, 1 );
simple<<<dimGrid, dimBlock>>>(cd);
cudaMemcpy( c, cd, size, cudaMemcpyDeviceToHost );
cudaFree( cd );
```

```
for (i = 0; i < N; i++)
 printf("%f ", c[i]);
printf("\n");
delete[] c;
 printf("done\n");
return EXIT_SUCCESS;
}
```



### Simple CUDA example

A working, compilable example

```
cudaMalloc( (void**)&cd, size );
#include <stdio.h>
                                             dim3 dimBlock( blocksize, 1 );
const int N = 16;
                                             dim3 dimGrid( 1, 1 );
                                            simple<<<dimGrid, dimBlock>>>(cd); Call kernel
const int blocksize = 16;
                                             cudaMemcpy( c, cd, size, cudaMemcpyDeviceToHost );
               Kernel
__global__
                                            cudaFree( cd );
void simple(float *c)
                                            for (i = 0; i < N; i++)
{
                                             printf("%f ", c[i]);
 c[threadIdx.x] = threadIdx.x;
                    thread identifier
                                            printf("\n");
}
                                            delete[] c;
int main()
                                            printf("done\n");
                                            return EXIT_SUCCESS;
{
int i;
                                            }
float *c = new float[N];
 float *cd;
 const int size = N*sizeof(float);
```

### Allocate GPU memory

1 block, 16 threads Read back data




# Modifiers for code

Three modifiers are provided to specify how code should be used:

\_\_global\_\_ executes on the GPU, invoked from the CPU. This is the entry point of the kernel.

\_device\_\_ is local to the GPU

\_\_host\_\_ is CPU code (superfluous).





### Memory management

cudaMalloc(ptr, datasize) cudaFree(ptr)

Similar to CPU memory management, but done by the CPU to allocate on the GPU

cudaMemCpy(dest, src, datasize, arg)

arg = cudaMemcpyDeviceToHost or cudaMemcpyHostToDevice



### **Kernel execution**

simple<<<griddim, blockdim>>>(...)

grid = blocks, block = threads

**Built-in variables for kernel:** 

*threadIdx* and *blockIdx blockDim* and *gridDim* 

(Note that no prefix is used, like GLSL does.)



### **Compiling Cuda**

nvcc

nvcc is nvidia's tool, /usr/local/cuda/bin/nvcc

Source files suffixed .cu

**Command-line for the simple example:** 

nvcc simple.cu -o simple

(Command-line options exist for libraries etc)





### **Compiling Cuda for larger applications**

nvcc and gcc in co-operation

nvcc for .cu files

gcc for .c/.cpp etc

Mixing languages possible.

Final linking must include C++ runtime libs.

Example: One C file, one CU file

# ISY, LITH




### **Example of multi-unit compilation**


Source files: cudademokernel.cu and cudademo.c

nvcc cudademokernel.cu -o cudademokernel.o -c

gcc -c cudademo.c -o cudademo.o -I/usr/local/cuda/include

### Link with g++ to include C++ runtime







### **Executing a Cuda program**

### Must set environment variable to find Cuda runtime.

export DYLD\_LIBRARY\_PATH=/usr/local/cuda/lib:\$DYLD\_LIBRARY\_PATH

Then run as usual:

./simple

A problem when executing without a shell!

Launch with execve()



## **Computing with CUDA**

**Organization and access** 

Blocks, threads...



## Warps

A warp is the minimum number of data items/threads that will actually be processed in parallel by a CUDA capable device.

We usually don't care about warps but rather discuss threads and blocks.





## **Processing organization**

1 warp = 32 threads

1 kernel - 1 grid


1 grid - many blocks

1 block - 1 SM

1 block - many threads

Use many threads and many blocks! > 200 blocks recommended.

Thread # multiple of 32



ISY, LiTH		
ls		
d 2,0	Thread 3,0	
d 2,1	Thread 3,1	
d 2,2	Thread 3,2	
d 2,3	Thread 3,3	



## Indexing data with thread/block IDs

Calculate index by blockldx, blockDim, threadIdx

Another simple example, calculate square of every element, device part:

// Kernel that executes on the CUDA device
\_\_global\_\_\_ void square\_array(float \*a, int N)
{
 int idx = blockIdx.x \* blockDim.x + threadIdx.x;
 if (idx<N) a[idx] = a[idx] \* a[idx];
}</pre>






## Host part of square example

### Set block size and grid size

```
// main routine that executes on the host
int main(int argc, char *argv[])
Ł
 float *a_h, *a_d; // Pointer to host and device arrays
 const int N = 10; // Number of elements in arrays
 size_t size = N * sizeof(float);
 a_h = (float *)malloc(size);
 cudaMalloc((void **) &a_d, size); // Allocate array on device
// Initialize host array and copy it to CUDA device
 for (int i=0; i<N; i++) a_h[i] = (float)i;</pre>
 cudaMemcpy(a_d, a_h, size, cudaMemcpyHostToDevice);
// Do calculation on device:
 int block_size = 4;
 int n_blocks = N/block_size + (N%block_size == 0 ? 0:1);
 square_array <<< n_blocks, block_size >>> (a_d, N);
// Retrieve result from device and store it in host array
 cudaMemcpy(a_h, a_d, sizeof(float)*N, cudaMemcpyDeviceToHost);
// Print results and cleanup
 for (int i=0; i<N; i++) printf("%d %f\n", i, a_h[i]);</pre>
 free(a_h); cudaFree(a_d);
```






## Porting to CUDA: Mandelbrot example

Porting a big computation to the GPU

Bigger problem, addressing calculation must be 2D

Simple OpenGL output





```
void computeFractal( unsigned char *ptr)
  // map from x, y to pixel position
  for (int x = 0; x < gImageWidth; x++)
   for (int y = 0; y < glmageHeight; y++)
    int offset = x + y^* glmageWidth;
    // now calculate the value at that position
    int fractalValue = mandelbrot( x, y);
    // Colorize it
    int red = 255 * fractalValue/maxiter;
    if (red > 255) red = 255 - red;
    int green = 255 * fractalValue*4/maxiter;
    if (green > 255) green = 255 - green;
    int blue = 255 * fractalValue*20/maxiter;
    if (blue > 255) blue = 255 - blue;
    ptr[offset*4 + 0] = red;
    ptr[offset*4 + 1] = green;
    ptr[offset*4 + 2] = blue;
    ptr[offset*4 + 3] = 255;
```

## **CPU** version, for loops



# **CPU version, multi-threaded?**

Maybe 8 or 16 threads

 Load balancing critical, the work must be distributed among the threads. Non-trivial problem!

Speedup about 4 times.

```
Information Coding / Computer Graphics, ISY, LiTH
__global__ void computeFractal( unsigned char *ptr, float scale, float offsetx, float offsety, int imageWidth, int imageHeight, int maxiter)
  // map from blockldx to pixel position
  int x = blockIdx.x * blockDim.x + threadIdx.x;
  int y = blockIdx.y * blockDim.y + threadIdx.y;
  int offset = x + y^* gridDim.x * blockDim.x;
   // now calculate the value at that position
   MYFLOAT jx = scale * (MYFLOAT)(imageWidth/2 - x + offsetx/scale)/(imageWidth/2);
   MYFLOAT jy = scale * (MYFLOAT)(imageHeight/2 - y + offsety/scale)/(imageWidth/2);
   int fractalValue = mandelbrot( jx, jy, maxiter);
   // Colorize it
   int red = 255 * fractalValue/maxiter:
   if (red > 255) red = 255 - red;
                                                            GPU version
   int green = 255 * fractalValue*4/maxiter;
   if (green > 255) green = 255 - green;
   int blue = 255 * fractalValue*20/maxiter;
   if (blue > 255) blue = 255 - blue;
                                                     • Replace for loops by threads
   ptr[offset*4 + 0] = red;
   ptr[offset*4 + 1] = green;
   ptr[offset*4 + 2] = blue;
                                                            • One thread per pixel!
   ptr[offset*4 + 3] = 255;
}
```



# Mandelbrot conclusions

Many blocks, many treads in each block. Make sure everything is in use.

Index by thread and block.

**Exceptional speedup - trivially parallellizable problem!** 

Load balancing? No problem. Why?



# **Conclusion about indexing**

**Every thread does its own calculation for indexing** memory!

blockldx, blockDim, threadldx

1, 2 or 3 dimensions

**Usually 2 dimensions** 



# Let us talk about optimizations...

For most problems, the threads are not independent and need to access much data!





# Memory access

Vital for performance!

Memory types

Coalescing

**Example of using shared memory** 



## Memory types

Global

Shared

**Constant (read only)** 

**Texture cache (read only)** 

Local

Registers

Care about these when optimizing - not to begin with



## **Global memory**

400-600 cycles latency!

Shared memory fast temporary storage

**Coalesce memory access!** 

Continuous Aligned on power of 2 boundary Addressing follows thread numbering

Use shared memory for reorganizing data for coalescing!



## Using shared memory to reduce number of global memory accesses


**Read blocks of data to shared memory** 

**Process** 

Write back as needed

Shared memory as "manual cache"

**Example: Matrix multiplication** 






# Matrix multiplication on CPU

## Simple triple "for" loop

```
void MatrixMultCPU(float *a, float *b, float *c, int theSize)
{
    int sum, i, j, k;

    // For every destination element
    for(i = 0; i < theSize; i++)
    for(j = 0; j < theSize; j++)
    {
      sum = 0;
      // Sum along a row in a and a column in b
      for(k = 0; k < theSize; k++)
      sum = sum + (a[i*theSize + k]*b[k*theSize + j]);
      c[i*theSize + j] = sum;
    }
}</pre>
```





# **Naive GPU version**

## **Replace outer loops by thread indices**

```
__global__ void MatrixMultNaive(float *a, float *b, float *c, int
theSize)
{
int sum, i, j, k;
 i = blockIdx.x * blockDim.x + threadIdx.x;
 j = blockIdx.y * blockDim.y + threadIdx.y;
 // For every destination element
 sum = 0;
// Sum along a row in a and a column in b
 for(k = 0; k < \text{theSize}; k++)
  sum = sum + (a[i*theSize + k]*b[k*theSize + j]);
 c[i*theSize + j] = sum;
```



# Naive GPU version inefficient

# Every thread makes 2N global memory accesses!

# Can be significantly reduced using shared memory





# **Optimized GPU version**


Data split into one output patch per block.


Every element takes part in all the blocks in the same *row* for A, *column* for B

For every such block

Every thread reads one element to shared memory

Then loop over the appropriate row and column for the block








# Example: 16 blocks


96(108)






97(108)

# s, ISY, LiTH







## Optimized GPU version

Loop over patches (1D)

Allocate shared memory

Copy one element to shared memory

Loop over row/column in patch, compute, accumulate result for one element

Write result to global memory

\_\_global\_\_ void MatrixMultOptimized( float\* A, float\* B, float\* C, int theSize)
{
 int i, j, k, b, ii, jj;

```
// Global index for thread
i = blockIdx.x * blockDim.x + threadIdx.x;
j = blockIdx.y * blockDim.y + threadIdx.y;
```

```
float sum = 0.0;
// for all source patches
for (b = 0; b < gridDim.x; b++)
{
   __shared__ float As[BLOCKSIZE*BLOCKSIZE];
   __shared__ float Bs[BLOCKSIZE*BLOCKSIZE];
```

```
// Index locked to patch
ii = b * blockDim.x + threadIdx.x;
jj = b * blockDim.y + threadIdx.y;
```

As[threadIdx.y\*blockDim.x + threadIdx.x] = A[ii\*theSize + j]; Bs[threadIdx.y\*blockDim.x + threadIdx.x] = B[i\*theSize + jj];

\_\_\_syncthreads(); // Synchronize to make sure all data is loaded

```
// Loop, perform computations in patch
for (k = 0; k < blockDim.x; ++k)
sum += As[threadIdx.y*blockDim.x + k]
* Bs[k*blockDim.x + threadIdx.x];</pre>
```

```
__syncthreads(); // Synch so nobody starts next pass prematurely
}
```

C[i\*theSize + j] = sum;






# 5-10 times faster? So what did I do?

Decent number of threads and blocks

- Use shared memory for temporary storage
- All threads read ONE item per matrix, but use many!
  - Synchronize
- Even more for CPU compared to single-thread CPU :)





# Modified computing model:

Upload data to global GPU memory


For a number of parts, do:

Upload partial data to shared memory

**Process partial data** 

Write partial data to global memory

**Download result to host** 





# **Synchronization**

As soon as you do something where one part of a computation depends on a result from another thread, you must synchronize!

\_syncthreads()

**Typical implementation:** 

- Read to shared memory
  - \_\_syncthreads()
- Process shared memory
  - \_\_synchthreads()
- Write result to global memory




# Synchronization

Really wonderfully simple - everybody are doing the same thing anyway!

Synchronization simply means "wait until everybody are done with this part"

**Deadlocks can still occur!** 






# Limitation of synchronization

Synchronization can only be done within a block! No synchronization between blocks!

Why is this a necessary limitation?






# Limitation of synchronization

Synchronization can only be done within a block! No synchronization between blocks!

Why is this a necessary limitation?

Because all blocks are not active at the same time! Blocks are queued until an SM is free!





# Limitation of synchronization


Synchronization can only be done within a block! No synchronization between blocks!

Why is this a necessary limitation?

Because all blocks are not active at the same time! Blocks are queued until an SM is free!

But I *must* synchronize globally!

Answer: Run multiple kernels! More on this later.





## Summary:

- Make threads and blocks to make the hardware occupied
  - Access data depending on thread/block number
    - Memory accesses are expensive!
      - Shared memory is fast
    - Make threads within a block cooperate
      - Synchronize