## Solutions to exam 2020-01-07 in TSTE86 Digital ICs

1. 

a) Derive logic function $F=G^{\prime}$ from the switch net function $S_{n}$ of the precharged circuit

$$
S_{n}=A(B+C) \Rightarrow G=\overline{S_{n}(A, B, C)}=\overline{A(B+C)} \Rightarrow F=\bar{G}=A(B+C)
$$

b) The clocked PMOSFET is used to precharge $G$ high, which will be the output value if the logic net does not conduct. The clocked NMOSFET is used to evaluate the logic function by connecting the logic net to ground. If the net conducts, $G$ will be discharged to 0 .
c) Charge sharing may occur according to the following example. If $F(A, B, C)$ is evaluated with $F(0,1,0), F(0,0,1)$, or $F(0,1,1)$, capacitance $C_{x}$ is discharged. Then if $F(1,0,0)$ is evaluated next, the voltage of node $G$ should remain at $V_{D D}$, but is instead reduced due to sharing of $C_{G}$ 's charge with $C_{x}$. Depending on how much the output voltage is reduced, we may need to redesign the circuit to ensure proper operation.
d) Use same (minimum) $L$ for all MOSFETs The PMOSFET pull-ups consist of single transistors $\Rightarrow W_{P, i n v}=5$ The inverter NMOSFET consists of a single transistor $\Rightarrow W_{N, i n v}=3$ Design all NMOSFETs in a single path to have same width

$$
\begin{aligned}
R_{o n} \propto \frac{L}{W} & \Rightarrow\left\{\begin{array}{l}
\frac{L}{W_{N, A}}+\frac{L}{W_{N, B}}+\frac{L}{W_{N, \varnothing}}=\frac{L}{3} \\
\frac{L}{W_{N, A}}+\frac{L}{W_{N, C}}+\frac{L}{W_{N, \varnothing}}=\frac{L}{3}
\end{array}\right. \\
& \Rightarrow\left\{\begin{array}{l}
W_{N, A}=W_{N, B}=W_{N, \varnothing}=9 \\
W_{N, A}=W_{N, C}=W_{N, \varnothing}=9
\end{array}\right.
\end{aligned}
$$

The circuit with aspect ratios indicated is shown in the schematic to the right

2.
a) $V_{D}$ is given by the voltage drop over the resistor due to constant current

$$
\begin{aligned}
& V_{D}=V_{D D}-R I \\
& V_{D}=V_{D D}-R I=2.5-10 \cdot 10^{3} \cdot 50 \cdot 10^{-6} \mathrm{~V}=\underline{2.0 \mathrm{~V}}
\end{aligned}
$$

A small $R$ causes a small voltage drop over $R$, and a large over the MOSFET. Try with saturated operating mode and solve for $V_{G S}$

$$
\begin{aligned}
I_{D} & =\frac{k^{\prime}}{2} \frac{W}{L}\left(V_{G S}-V_{T}\right)^{2}=50 \mu \mathrm{~A} \Rightarrow \\
V_{G S} & =\sqrt{I_{D} \frac{2}{k^{\prime}} \frac{L}{W}}+V_{T}=\sqrt{50 \cdot 10^{-6} \frac{2}{115 \cdot 10^{-6}} \frac{0.25}{2.0}}+0.43 \mathrm{~V} \approx 0.76 \mathrm{~V}
\end{aligned}
$$

Find $V_{S}$

$$
V_{S}=V_{G}-V_{G S}=\underline{1.24 \mathrm{~V}}
$$

Check operation mode

$$
V_{\min }=\min \left(V_{G T}, V_{D S}, V_{D S A T}\right)=\min (0.76-0.43,2.0-1.24,0.63)=V_{G T}
$$

The MOSFET is saturated.
b) $V_{D}$ is given by the voltage drop over the resistor due to constant current

$$
V_{D}=V_{D D}-R I=2.5-30 \cdot 10^{3} \cdot 50 \cdot 10^{-6} \mathrm{~V}=\underline{1.0 \mathrm{~V}}
$$

A large $R$ causes large voltage drop over $R$, and a small over MOSFET. Try with linear operating mode and solve for $V_{S}$

$$
\begin{aligned}
& I_{D}=k^{\prime} \frac{W}{L} V_{D S}\left(V_{G T}-\frac{V_{D S}}{2}\right) \Leftrightarrow V_{S}^{2}-2\left(V_{G}-V_{T}\right) V_{S}+2\left(V_{G}-V_{T}\right) V_{D}-V_{D}^{2}-\frac{2 I_{D} L}{k^{\prime} W}=0 \Leftrightarrow \\
& V_{S}=V_{G}-V_{T} \pm \sqrt{\left(V_{G}-V_{T}\right)^{2}-2\left(V_{G}-V_{T}\right) V_{D}+V_{D}^{2}+\frac{2 I_{D} L}{k^{\prime} W}} \approx 1.57 \pm 0.66 \mathrm{~V} \\
& V_{S}<V_{D} \Rightarrow V_{S} \approx \underline{0.91 \mathrm{~V}}
\end{aligned}
$$

Check operation mode

$$
V_{\min }=\min \left(V_{G T}, V_{D S}, V_{D S A T}\right)=\min (2.0-0.91-0.43,1.0-0.91,0.63)=V_{D S}
$$

The MOSFET is linear.
3.
a) $R C$ switch model

b) As we can see from equivalent $R C$ model, the case in which both inputs transition go low $(A=1 \rightarrow 0, B=1 \rightarrow 0)$ results in a smaller delay because of two $R_{p}$ in parallel makes the total resistance to be $R_{p} / 2$.
c) The reason for the different delay involves the internal node capacitance of the pull-down net (i.e. in the connection $M_{1}-M_{2}$ ). For the case in which $A=1$ and $B$ transitions from $1 \rightarrow 0$, the pull-up PMOS device only has to charge up the output node capacitance ( $M_{2}$ is turned off). On the other hand for the case in which $B=1$ and $A$ transits from $1 \rightarrow 0$, the pull-up PMOS device has to charge both the output and the internal node capacitances, which slows down the transition.
4.
a) Estimate the output resistance $R_{\text {out }}$ of the inverter

$$
t_{\text {inv }} \approx 0.69 R_{\text {out }} C_{\text {out }} \Rightarrow R_{\text {out }} \approx \frac{t_{\text {inv }}}{0.69 C_{\text {out }}} \approx 10.1 \mathrm{k} \Omega
$$

Estimate resistance $R_{w}$ and capacitance $C_{w}$ of the wire

$$
R_{w}=r L=3.75 \mathrm{k} \Omega, C_{w}=c L=5.5 \mathrm{pF}
$$

The delay can be estimated from e.g. a $\pi$ model of the wire


Estimate the delay with the Elmore delay formula

$$
t_{p 1} \approx 0.69\left[R_{\text {out }}\left(C_{\text {out }}+\frac{C_{w}}{2}+C_{\text {in }}+\frac{C_{w}}{2}\right)+R_{w}\left(C_{\text {in }}+\frac{C_{w}}{2}\right)\right] \approx 46 \mathrm{~ns}
$$

b) The circuit with the repeater will consist of two sections where the resistance and capacitance of the wire are halved compared to a). This results in the delay estimation

$$
t_{p 2} \approx 2 \cdot 0.69\left[R_{\text {out }}\left(C_{\text {out }}+\frac{C_{w}}{2}+C_{\text {in }}\right)+\frac{R_{w}}{2}\left(C_{\text {in }}+\frac{C_{w}}{4}\right)\right] \approx 42 \mathrm{~ns}
$$

5. 

a) Propagate: $P_{i}=a_{i} \oplus b_{i}$

Generate: $G_{i}=a_{i} \cdot b_{i}$
Sum: $s_{i}=a_{i} \oplus b_{i} \oplus c_{i-1}=P_{i} \oplus c_{i-1}$
Carry bits $\Rightarrow$ sum bits:

$$
\begin{aligned}
& s_{0}=P_{0} \oplus c_{\text {in }} \\
& c_{0}=G_{0}+P_{0} c_{\text {in }} \Rightarrow s_{1}=P_{1} \oplus\left(G_{0}+P_{0} c_{i n}\right) \\
& c_{1}=G_{1}+P_{1} c_{1}=G_{1}+P_{1}\left(G_{0}+P_{0} c_{i n}\right) \Rightarrow s_{2}=P_{2} \oplus\left[G_{1}+P_{1}\left(G_{0}+P_{0} c_{i n}\right)\right]
\end{aligned}
$$

b) $c_{\text {out }}=G_{2}+P_{2} c_{1}=G_{2}+P_{2}\left[G_{1}+P_{1}\left(G_{0}+P_{0} c_{\text {in }}\right)\right]=$

$$
=a_{2} b_{2}+\left(a_{2} \oplus b_{2}\right)\left\{a_{1} b_{1}+\left(a_{1} \oplus b_{1}\right)\left[a_{0} b_{0}+\left(a_{0} \oplus b_{0}\right) c_{i n}\right]\right\}
$$

c) A schematic of the 3-bit CLA is shown on next page.


Computation of $s_{2}$ is slightly longer than $c_{\text {out }}$ and hence critical
Propagation delay: $t_{p}=90+70+70+90 \mathrm{ps}=320 \mathrm{ps}$
6.
a) A property that measures the ease of observing the state of an internal circuit node at the circuit output.
b) A property that measures the ease of setting the state of an internal circuit node from the circuit input.
c) A collection of tricks and techniques that aims at increasing the observability and controllability, often tailored to a particular application.
d) A reconfiguration of many registers into a serial shift register. By this the internal register data can be read and written also in state machines, which are very hard to test from the circuit boundaries.
e) On-chip generation of test stimulus and analysis of response. This typically improves test time significantly compared with off-chip test generation.

