

TSTE86 Homework 5: Solution

The clock skew between register 1 and 2 is $\delta = \Delta_1 - \Delta_0$.

Constraint on minimum clock period

$$T_{\text{clk}} + \delta = T_{\text{clk}} + \Delta_1 - \Delta_0 \geq t_{\text{c-q}} + t_{\text{logic}} + t_{\text{su}}$$

\Rightarrow

$$\Delta_0 \leq T_{\text{clk}} + \Delta_1 - t_{\text{c-q}} - t_{\text{logic}} - t_{\text{su}} = 1000 + 300 - 250 - 500 - 150 \text{ ps} = 400 \text{ ps}$$

Constraint on minimum propagation delay

$$\delta + t_{\text{hold}} = \Delta_1 - \Delta_0 + t_{\text{hold}} < t_{\text{c-q,cd}} + t_{\text{logic,cd}}$$

\Rightarrow

$$\Delta_0 > \Delta_1 + t_{\text{hold}} - t_{\text{c-q,cd}} - t_{\text{logic,cd}} = 300 + 100 - 200 - 450 \text{ ps} = -250 \text{ ps}$$

However, for plain delay $\Delta_0 \geq 0 \text{ ps}$

Range of delay Δ_0

Assuming normal clock and delay: $0 \text{ ps} \leq \Delta_0 < 400 \text{ ps}$

Assuming special clocking arrangement: $-250 \text{ ps} \leq \Delta_0 < 400 \text{ ps}$