
TSTE86 Homework 3: Solution

Inspect layout \Rightarrow

Schematic



Function

$$S_{\rm n} = ABC \Rightarrow x = (ABC)' \Rightarrow F = ABC$$

Gate, source, and drain widths

$$W_1 = W_2 = W_3 = W_4 = W_5 = W_6 = 0.5 \mu \text{m}, W_7 = 1.0 \mu \text{m}$$

Gate lengths

$$L_1 = L_2 = L_3 = L_4 = L_5 = L_6 = L_7 = 0.25 \mu m$$

Source lengths

$$L_{s1} = L_{s5} = L_{s6} = L_{s7} = 0.5 \mu m$$
, $L_{s2} = L_{s3} = L_{s4} = 0.25 \mu m$

Drain lengths

$$L_{d1} = L_{d2} = L_{d6} = L_{d7} = 0.75 \mu m$$
, $L_{d3} = L_{d4} = L_{d5} = 0.25 \mu m$

Metal wire dimensions of node x

$$W_{\rm m} = 0.375 \, \mu \text{m}, L_{\rm m} \approx 7 \, \mu \text{m}$$

Poly wire dimensions of node x

$$W_p = 0.25 \, \mu \text{m}, L_p \approx 4 \, \mu \text{m}$$

Worst-case PMOS drain capacitance of node x

$$\begin{split} C_{\rm d1} \approx W_1 L_{\rm d1} C_{\rm j0p} + \left(W_1 + 2L_{\rm d1}\right) C_{\rm jsw0p} = \\ = 0.5 \cdot 10^{-6} \cdot 0.75 \cdot 10^{-6} \cdot 1.9 \cdot 10^{-3} + \left(0.5 \cdot 10^{-6} + 2 \cdot 0.75 \cdot 10^{-6}\right) \cdot 0.22 \cdot 10^{-9} \text{ F} \approx 1.16 \text{ fF} \end{split}$$

Worst-case NMOS drain capacitance of node x

$$\begin{split} C_{d2} &\approx W_2 L_{d2} C_{j0n} + \left(W_2 + 2L_{d2}\right) C_{jsw0n} = \\ &= 0.5 \cdot 10^{-6} \cdot 0.75 \cdot 10^{-6} \cdot 2.0 \cdot 10^{-3} + \left(0.5 \cdot 10^{-6} + 2 \cdot 0.75 \cdot 10^{-6}\right) \cdot 0.28 \cdot 10^{-9} \text{ F} \approx 1.31 \text{ fF} \end{split}$$

Worst-case gate capacitance of MOSFETs $M_1 ... M_6$

$$C_{\rm g1} = C_{\rm g2} = C_{\rm g3} = C_{\rm g4} = C_{\rm g5} = C_{\rm g6} \approx W_i L_i C_{\rm ox} = 0.5 \cdot 10^{-6} \cdot 0.25 \cdot 10^{-6} \cdot 6 \cdot 10^{-3} \ {\rm F} = 0.75 \ {\rm fF}$$

Worst-case gate capacitance of MOSFET M7

$$C_{\rm g7} \approx W_7 L_7 C_{\rm ox} = 1.0 \cdot 10^{-6} \cdot 0.25 \cdot 10^{-6} \cdot 6 \cdot 10^{-3} \ {\rm F} = 1.5 \ {\rm fF}$$

Capacitance of metal wire of node x

$$C_{\rm m} \approx W_{\rm m} L_{\rm m} C_{\rm ma} + 2(W_{\rm m} + L_{\rm m}) C_{\rm mf} =$$

$$= 0.375 \cdot 10^{-6} \cdot 7 \cdot 10^{-6} \cdot 35 \cdot 10^{-6} + 2(0.375 \cdot 10^{-6} + 7 \cdot 10^{-6}) \cdot 55 \cdot 10^{-12} \text{ F} \approx 0.91 \text{ fF}$$

Capacitance of poly wire of node x

$$C_{p} \approx W_{p} L_{p} C_{pa} + 2(W_{p} + L_{p}) C_{pf} =$$

$$= 0.25 \cdot 10^{-6} \cdot 4 \cdot 10^{-6} \cdot 75 \cdot 10^{-6} + 2(0.25 \cdot 10^{-6} + 4 \cdot 10^{-6}) \cdot 40 \cdot 10^{-12} \text{ F} \approx 0.42 \text{ fF}$$

Worst-case capacitance of node x

$$C_{\rm x} \approx C_{\rm d1} + C_{\rm d2} + C_{\rm g1} + C_{\rm g2} + C_{\rm g6} + C_{\rm g7} + C_{\rm m} + C_{\rm p} \approx \boxed{7.6 \text{ fF}}$$

Initial state for worst case charge sharing is when all internal capacitances are discharged

- A = 0 turns off path to rest of the switch net
- $B = C = \emptyset = 1$ discharges the capacitances in the switch net

Output node x should then be precharged with no charging of internal capacitances

- A = 0 turns off path to rest of the switch net
- $\emptyset = 0$ precharges node x
- State of B and C does not matter since associated capacitances are already discharged

Worst case charge sharing occurs when the output node x shares its charge with internal ones

- $\emptyset = 1$ makes node x dynamic
- A = B = 1 connects node x to the switch net nodes and shares the charge
- C = 0 is needed for evaluating x to 1

Answers

- a) Implemented funtion is F = ABC
- b) Worst-case parasitic capacitance at node x is $C_x \approx 7.6 \text{ fF}$
- c) Largest charge sharing occurs for $\langle \emptyset, A, B, C \rangle = \langle 1, 0, 1, 1 \rangle \rightarrow \langle 0, 0, -, \rangle \rightarrow \langle 1, 1, 1, 0 \rangle$