TSTE86 Homework 5: Synchronization

The following times apply to the pipelined datapath shown in Figure 1:

Clock period	$T_{\rm clk}$	=	1000 ps
Register, setup	<i>t</i> _{su}	=	150 ps
Register, hold	<i>t</i> _{hold}	=	100 ps
Register, max clock-to-output	t_{c-q}	=	250 ps
Register, min clock-to-output	$t_{c-q,cd}$	=	200 ps
Logic, max propagation	<i>t</i> _{logic}	=	500 ps
Logic, min propagation	$t_{\rm logic,cd}$	=	450 ps




Figure 1. Pipelined datapath with clock delays Δ_0 and Δ_1 .

The clock is delayed with $\Delta_1 = 300$ ps to the right register. What range of delay Δ_0 is acceptable from the clock to the first register?