

SOLUTIONS. Exam August 25, 2009
TSTE08 Analog and Discrete-time Integrated Circuits.

Exercise 1.

a) As the small signals $V_{gs2} = 0$ and $V_{bs2} = 0$ we can sketch following SSEC:




Figure 1: Amplifier. Small-signal analysis. Small-signal equivalent circuit

KCL in node D1 gives: (Note that $r_{ds} = 1/g_{ds}$)

$$(V_{out} - 0)(g_{ds2} + sC_L) + V_{ds1}g_{ds1} + g_{m1}V_{gs1} + g_{mbs1}V_{bs1} = 0 \quad (1)$$

SSEC also gives: $V_{ds1} = V_{out} - V_{in}$ and $V_{gs1} = -V_{in}$.

Because bulk is grounded $V_{bs1} = 0 - V_{in}$.

(1) now gives:

$$V_{out}(g_{ds2} + sC_L) + (V_{out} - V_{in})g_{ds1} - g_{m1}V_{in} - g_{mbs1}V_{in} = 0 \quad (2)$$

(2) gives $H(s)$:

$$\underline{\underline{H(s)}} = \frac{V_{out}(s)}{V_{in}(s)} = \frac{g_{m1} + g_{mbs1} + g_{ds1}}{g_{ds1} + g_{ds2} + sC_L} = \frac{g_{m1} + g_{mbs1} + g_{ds1}}{g_{ds1} + g_{ds2}} \cdot \frac{1}{1 + \frac{sC_L}{g_{ds1} + g_{ds2}}} \quad (3)$$

$s = 0$ in (3) gives DC gain A_0 :

$$\underline{\underline{A_0}} = \frac{g_{m1} + g_{mbs1} + g_{ds1}}{g_{ds1} + g_{ds2}}$$

b) Setting the voltage source at the input to zero, i.e. replacing it with a short-circuit, and introducing V_{out} and I_{out} at the output (see **Figure 2**) gives $r_{out} = \frac{V_{out}}{I_{out}}$. (OBS! $V_{bs1} = 0$ now.)

Apparently, from **Figure 2**, also $V_{gs1} = 0$ whereby $g_{m1}V_{gs1} = 0$, and so

$$\underline{\underline{r_{out}}} = r_{ds1} // r_{ds2} = \frac{r_{ds1}r_{ds2}}{r_{ds1} + r_{ds2}}$$




Figure 2: Small-signal equivalent circuit for determining r_{out} .

Exercise 2.




Figure 3: Folded cascode stage.

$$\text{KVL: } V_{out} + V_{SD2} - V_{DS1} = 0 \Rightarrow V_{out} = V_{DS1} - V_{SD2} \quad (4)$$

$$V_{SD2} = V_{SG2} - V_{tp} \quad (5)$$

$$V_{SG2} = V_{S2} - V_{G2} = V_{DS1} - V_{bias} \quad (6)$$

$$(5), (6) \Rightarrow V_{SD2} = V_{DS1} - V_{bias} - V_{tp} \quad (7)$$

$$(4), (7) \Rightarrow V_{out} = V_{DS1} - (V_{DS1} - V_{bias} - V_{tp}) = V_{bias} + V_{tp} \quad (8)$$

Choosing $V_{bias} = V_{in} - V_{tp}$ gives $V_{out} = V_{in}$ which was to be proved.

Exercise 3.

In **Figure 4** V_{DSi} , V_{GSi} and I_{Di} ; $i = 1 - 9$ have been introduced. For determining $CMR = [V_{in,min}, V_{in,max}]$ and $OR = [V_{out,min}, V_{out,max}]$ we notice that, when all nMOS transistors are saturated, $V_{DSi,min} = V_{effi} = V_{GSi} - V_{tni} = \sqrt{\frac{I_{Di}}{\alpha_i}}$ and corresponding $V_{GSi} = \sqrt{\frac{I_{Di}}{\alpha_i}} + V_{tni}$. Corresponding for pMOS-transistors.

Notice that $V_{DSi,min} - V_{GSi} = -V_{tni}$, for nMOS-transistors, and $V_{SDi,min} - V_{SGi} = -V_{tpi}$ for pMOS-transistors. V_{tpi} as well as V_{tni} are positive.

When gate and source are connected $V_{DSi} = V_{GSi} = \sqrt{\frac{I_{Di}}{\alpha_i}} + V_{tni}$.

Corresponding for pMOS transistors.




Figure 4: Transistor circuit.

– To determine $V_{in,min}$ compare all different paths from ground to V_{inn} and from ground to V_{inp} . I.e. $V_{in,min}$ will be the **maximum** of following two expressions:

$$\begin{aligned} V_{DS5,min} + V_{GS1} &= \sqrt{\frac{I_{D5}}{\alpha_5}} + \sqrt{\frac{I_{D1}}{\alpha_1}} + V_{tn1} \\ V_{DS5,min} + V_{GS2} &= \sqrt{\frac{I_{D5}}{\alpha_5}} + \sqrt{\frac{I_{D2}}{\alpha_2}} + V_{tn2} \end{aligned} \quad (9)$$

– To determine $V_{in,max}$ compare all paths from V_{DD} to V_{inn} and from V_{DD} to V_{inp} . I.e. $V_{in,max}$ will be the **minimum** of following four expressions:

$$\begin{aligned} V_{DD} - V_{SG3} - V_{DS1,min} + V_{GS1} &= V_{DD} - \sqrt{\frac{I_{D3}}{\alpha_3}} - V_{tp3} + V_{tn1} \\ V_{DD} - V_{SG3} - V_{DS1,min} + V_{GS2} &= V_{DD} - \sqrt{\frac{I_{D3}}{\alpha_3}} - V_{tp3} - \sqrt{\frac{I_{D1}}{\alpha_1}} + \sqrt{\frac{I_{D2}}{\alpha_2}} + V_{tn2} \\ V_{DD} - V_{SD4,min} - V_{DS2,min} + V_{GS2} &= V_{DD} - \sqrt{\frac{I_{D4}}{\alpha_4}} + V_{tn2} \\ V_{DD} - V_{SD4,min} - V_{DS2,min} + V_{GS1} &= V_{DD} - \sqrt{\frac{I_{D4}}{\alpha_4}} - \sqrt{\frac{I_{D2}}{\alpha_2}} + \sqrt{\frac{I_{D1}}{\alpha_1}} + V_{tn1} \end{aligned} \quad (10)$$

– To determine $V_{out,min}$ compare all different paths from ground to V_{out} . Here we have actually just one way from V_{DD} to V_{out} ; via **M9** and **M8**. I.e.:

$$V_{out,min} = V_{DS9,min} + V_{DS8,min} = \sqrt{\frac{I_{D9}}{\alpha_9}} + \sqrt{\frac{I_{D8}}{\alpha_8}} \quad (11)$$

– To determine $V_{out,max}$ compare all paths from V_{DD} to V_{out} . Here we have actually just one way from V_{DD} to V_{out} ; via **M6** and **M7**. I.e.:

$$V_{out,max} = V_{DD} - V_{SD6,min} - V_{SD7,min} = V_{DD} - \sqrt{\frac{I_{D6}}{\alpha_6}} - \sqrt{\frac{I_{D7}}{\alpha_7}} \quad (12)$$

Answer:


CMR=[max of expressions (9) above, min of expressions (10) above]

$$\text{OR} = \left[\sqrt{\frac{I_{D9}}{\alpha_9}} + \sqrt{\frac{I_{D8}}{\alpha_8}}, V_{DD} - \sqrt{\frac{I_{D6}}{\alpha_6}} - \sqrt{\frac{I_{D7}}{\alpha_7}} \right]$$


b) The circuit is a **OTA** (Operational Transconductance Amplifier) that consists of a **Differential gain stage** cascaded with a **Common source amplifier with cascodes**. The cascode transistors **M7** and **M8** are included in the Common source stage to get higher gain. Actually the output conductance will decrease because of **M7** and **M8** and lower output conductance (higher output resistance) gives higher gain.

Exercise 4.

Figure 5a) gives a small-signal equivalent circuit, including noise-sources. (OBS! $R_n = V_n^2(f)$)



a)



b)

Figure 5: a) A small-signal equivalent. b) Equivalent circuit for determining output noise spectral density

As the noise sources are uncorrelated the output noise spectral density can be computed as

Figure 5b) describes, i.e. by the following formula

$$R_{out}(\omega) = |H_1(\omega)|^2 |H_2(\omega)|^2 R_{n1}(\omega) + |H_2(\omega)|^2 R_{n2}(\omega) \quad (13)$$

where $H_1(\omega)$ is the transfer function for the first stage and $H_2(\omega)$ the transfer function for the second stage.

From **Figure 5a)** $H_1(s) = V_x(s)/V_{in}(s)$ and $V_x(s) = -g_{m1}V_{in}(s) \cdot \frac{1}{g_{ds1} + sC_{gs2}}$ which yields

$$H_1(s) = -\frac{g_{m1}}{g_{ds1} + sC_{gs2}} \Rightarrow H_1(\omega) = -\frac{g_{m1}}{g_{ds1} + j\omega C_{gs2}} \quad (14)$$

In the same way $H_2(s)$ is calculated to:

$$H_2(s) = -\frac{g_{m2}}{g_{ds2} + sC_L} \Rightarrow H_2(\omega) = -\frac{g_{m2}}{g_{ds2} + j\omega C_L} \quad (15)$$

Equations (13)-(15) gives following spectral density of the output noise (here we also utilize that $g_{m1} = g_{m2} = g_m$ and $g_{ds1} = g_{ds2} = g_{ds}$):

$$R_{out}(\omega) = R_{n1}(\omega) \frac{g_m^2}{g_{ds}^2 + \omega^2 C_{gs2}^2} \cdot \frac{g_m^2}{g_{ds}^2 + \omega^2 C_L^2} + R_{n2}(\omega) \frac{g_m^2}{g_{ds}^2 + \omega^2 C_L^2} \quad (16)$$

Using that $R_{n1}(\omega) = R_{n2}(\omega) = \frac{8kT}{3} \frac{1}{g_m}$ (from enclosed page of formulas) equation (16) gives:

$$R_{out}(\omega) = \frac{8kT}{3} \cdot \frac{1}{g_m} \cdot \frac{g_m^2}{g_{ds}^2 + \omega^2 C_L^2} \left(\frac{g_m^2}{g_{ds}^2 + \omega^2 C_{gs2}^2} + 1 \right) \quad (17)$$

Which gives the answer:

$$\underline{\underline{R_{out}(\omega) = \frac{8kT}{3} \cdot \frac{g_m}{g_{ds}^2 + \omega^2 C_L^2} \left(\frac{g_m^2}{g_{ds}^2 + \omega^2 C_{gs2}^2} + 1 \right)}} \quad (18)$$

Exercise 5

$$R_g z^{-1/2} = \frac{1}{\frac{z^{1/2}}{R_g}} \quad (19)$$

Inserting $z = e^{j\omega T}$ in (19) gives

$$\frac{1}{\frac{e^{j\omega T/2}}{R_g}} = \frac{1}{\frac{\cos \omega T/2}{R_g} + j \frac{\sin \omega T/2}{R_g}} = \frac{1}{\frac{1}{R_g} \sqrt{1 - \frac{\omega_a^2}{4s_0^2}} + j \frac{\omega_a}{2s_0 R_g}} \quad (20)$$

The last relation we got from $\omega_a = 2s_0 \sin \frac{\omega T}{2} \Rightarrow \sin \frac{\omega T}{2} = \frac{\omega_a}{2s_0}$ and $\cos \frac{\omega T}{2} = \sqrt{1 - \frac{\omega_a^2}{4s_0^2}}$

As the formula for two parallel impedances Z_1 and Z_2 can be written $\frac{1}{\frac{1}{Z_1} + \frac{1}{Z_2}}$ corresponds to parallel connection between $Z_1 = \frac{R_g}{\sqrt{1 - \frac{\omega_a^2}{4s_0^2}}}$ and

$$Z_2 = \frac{1}{j \frac{\omega_a}{2s_0 R_g}}.$$

As a capacitor C_x gives an impedance $Z = \frac{1}{j\omega_a C_x}$, deleting $z^{-1/2}$ means that R_g changes to a resistor $R'_g = \frac{R_g}{\sqrt{1 - \frac{\omega_a^2}{4s_0^2}}}$ parallel to a capacitor $C_x = \frac{1}{2s_0 R_g}$. Quod est demonstrandum (QED)!

As C_1 in the analog reference filter is parallel to R_g we can compensate for that "extra" capacitor by changing C_1 to

$$C'_1 = C_1 - \frac{1}{2s_0R_g} \quad (21)$$

Then the effective capacitance parallel to R_g after deleting $z^{-1/2}$ still will be C_1 , as parallel capacitors can be added.

To determine s_0 so $f_c = 100$ kHz when $f_{ac} = 100$ kHz and $T = 1 \mu\text{s}$ we use the formula $\omega_a = 2s_0 \sin \frac{\omega T}{2}$ which gives

$$s_0 = \frac{\omega_{ac}}{2 \sin \frac{\omega_c T}{2}} = \frac{2\pi f_{ac}}{2 \sin \frac{2\pi f_c T}{2}} = \frac{2\pi 10^5}{2 \sin \frac{2\pi \cdot 10^5 \cdot 10^{-6}}{2}} \approx 10.17 \cdot 10^5 \quad (22)$$

Answer: $C'_1 = C_1 - \frac{1}{2s_0R_g}$ and $s_0 \approx 10.17 \cdot 10^5$
