## Lecture 5, PCB vs Si <br> Basic components and structures of PCBs Transmission lines



## What did we do last time?

## Noise

Thermal noise, an operational amplifier example
Flicker noise (1/f-noise)

Noise brickwall bandwidth: $\frac{p_{1}}{4}$

## Distortion (pushed out to a lesson)

What sets the (non)linearity in our CMOS devices?

## What will we do today?

## PCB vs silicon

What are the differences when scaling up the geometries?

## PCB specifics

A quick glance at different components (surface-mounted components)

Transmission lines
Termination techniques

## Printed Circuit Board (PCB)

## Layer stack

Up to some 30 layers and beyond (the more, the more expensive)
Number of layers reduces due to the higher silicon (SOC) integration, i.e., less need for interconnects. Nvidia uses some 10 layers or so.

## Material

Aluminium, Copper, 10 um thick, 60 um wide (example values!)

## Generically

Larger, cm-scale
Limited options for selecting sizes, driving capability, etc.

## Silicon

## Layer stack

Up to some 10,12 layers
Number of layers increases due to higher integration.

## Material

Aluminium, Copper, 300 nm thick, 200 nm wide (example values!)

## Generically

Smaller, $25 \times 25 \mathrm{~mm}->3.000 .000 .000$ transistors (!!!)
"Any" option for selecting sizes, driving capability, etc.

Transmission line effects become more and more important!

## PCB vs. Silicon

Different nomenclature
Different tools and designers
Different ways to verify, simulate, fabricate
Heat, mechanical stress, etc., for example
... but essentially doing the same thing
Due to IP development (soft and hard subcells bought off-the-shelf) in CMOS design, the assembly off the chip starts to resemble the PCB design more and more.

More of an interconnect problem!


## Surface-mount technology (SMx)

## Old days

Hole through the entire PCB stack, effectively creating a large keep out in all layers.

## Current trend

Smaller and smaller components ( $0.4 \times 0.2 \mathrm{~mm}, ~ " 0402$ "). The smaller they get, the less power they tolerate, the smaller capacitors, inductors ( $<\mathrm{mH}$ ), etc.

A $0.4 \times 0.2$ resistor is rated for some $30 \mathrm{~mW}, \mathbf{1} \mathbf{~ k O h m} \sim \mathbf{~} \mathbf{6} \mathbf{~ m A}$.
Capacitor can be found in the $\mathbf{u F}$ range.

## Implications of "size"

Large size implies physical components, wires, etc. behave as distributed components and not lumped (one "point")

## Distributed vs Lumped

$t_{r}, t_{f}$ are the rise, fall times of a "digital" signal
$t_{d}$ is the delay time through a wire, i.e., $t_{d}=\frac{l}{v}=\frac{l}{c / \sqrt{\epsilon_{r}}}$
Lumped elements: $t_{r}>6 \cdot t_{d}$ and $t_{f}>6 \cdot t_{d}$

Distributed elements: $t_{r}<2.5 \cdot t_{d}$


## Implications of "size", cont'd

## Notice!

Rise/fall time! Not only the frequency of the signal as such!

## What about sinusoids?

"Mathematically": $\quad l<0.1 \cdot \lambda=0.1 \cdot \frac{v}{f}=0.1 \cdot \frac{c / \sqrt{\epsilon_{r}}}{f}$

Practically:

$$
l<0.01 \cdot \lambda=0.01 \cdot \frac{v}{f}=0.01 \cdot \frac{c / \sqrt{\epsilon_{r}}}{f}
$$

At $2-\mathrm{GHz}$, the length must be $>\mathbf{1} \mathbf{~ c m} / \mathbf{1} \mathbf{~ m m}$ (!) to be lumped!

## More implications

## Cross-talk

Wires will run a "long" distance next to each other and be sensitive to considerable mutual inductance.

## Return paths

With every voltage (current) in one direction, there has to be a return current. That return path could be different compared to the wire. (The return current takes the past of least inductance).

## Ringing and reflections

Due to the long wires, additional inductance, return paths, many more second-order effects are more visible

## Implications of "size", cont'd



Cross-section must also be smaller than the wavelength (otherwise we get more prominent 3D-effects)

## Transmission lines

## Traveling wave

Consider the previous figure: the signal carrier (voltage, current, etc.) will travel as a wave over a surface.

This also holds for a pulsed waveform (i.e., not only the transient sinusoid). If we inject a pulse in one end, it will literally travel from one end to the other (and then?)


## Transmission lines, cont'd

## The Telegrapher's equations

Introduce direction and voltage/current at a given position:

$$
\frac{d^{2} V(x)}{d x^{2}}=-(R+j \omega L) \cdot \frac{d I(x)}{d x} \text { and } \frac{d I(x)}{d x}=-(G+j \omega C) \cdot V(x) \text {, }
$$



Solutions

$$
\begin{gathered}
\frac{d^{2} V(x)}{d x^{2}}=\gamma^{2} \cdot V(x), \gamma^{2}=(R+j \omega L) \cdot(G+j \omega C) \\
V(x)=V_{0 \mathrm{p}} \cdot e^{-\gamma x}+V_{0 \mathrm{n}} \cdot e^{\gamma x} \text { and } I(x)=I_{0 \mathrm{p}} \cdot e^{-\gamma x}+I_{0 \mathrm{n}} \cdot e^{\gamma x}
\end{gathered}
$$

$R$ is the sheet resistance, $G$ is the dielectric loss,
$L$ and $C$ are the inductance and capacitance.

## Transmission lines, cont'd

## Boundary conditions

$V_{0 \mathrm{p}}, V_{\text {on }}, I_{0 \mathrm{p}}, I_{0 \mathrm{n}}$ determined by (e.g.) boundaries:

$$
V(0)=V_{0 \mathrm{p}}+V_{0 \mathrm{n}} \text { and } I(0)=I_{0 \mathrm{p}}+I_{0 \mathrm{n}} \text {. }
$$

The characteristic impedance


$$
\begin{aligned}
& Z_{0}=\sqrt{\frac{R+j \omega L}{G+j \omega C}} \text { (independent on the wire length!) } \\
& Z_{0} \approx \sqrt{\frac{L}{C}} \text { (lossless, often assumed for short wire/tracks) }
\end{aligned}
$$

$C, L$ given by permeability between wire and shield, and inductance.

## Examples of transmission lines

## Examples



A transmission line is created in any environment.
The intersection of the wire(s) define the properties of the transmission line. (Still, the wire can be tapered, i.e., intersection changes with length).

The choice of width, dielectric, height, width, etc., enables the designer to adjust the characteristic impedance.

## Effects of source and load impedance

## Reflections

Due to the impedance levels, a wave will be dependent on the impedance it sees in every node.

## Reflection coefficient

$$
\Gamma(x)=\frac{Z(x)-Z_{0}}{Z(x)+Z_{0}}
$$

At the boundaries

$$
\Gamma(0)=\frac{Z_{S}-Z_{0}}{Z_{S}+Z_{0}} \text { (looking "left") } \Gamma(l)=\frac{Z_{T}-Z_{0}}{Z_{T}+Z_{0}} \text { (looking "right") }
$$

## Effects of source and load impedance

## Examples of "extreme" cases:

$Z_{T, S}=0$, short-circuit. $\Gamma=-1$. Full reflection with negative phase.
$Z_{T, S}=\infty$, open-circuit. $\Gamma=+1$. Full reflection with positive phase.
$Z_{T, S}=Z_{0}$, "perfect" termination. $\Gamma=0$. Full absorption, no reflection.

## Others

We can terminate with e.g. a capacitor too - a complex coefficient would give a phase shift.

Normally, the driver is assumed to have very low impedance.

## Reflection diagram



## Reflection diagram, cont'd

First outgoing wave amplitude is: $V_{\text {out }}=3.3 \cdot \frac{75}{75+100} \approx 1.41$
This wave arrives at load and is also reflected.
First returning wave amplitude is: $0.45 \cdot 1.41 \approx 0.64$.
We get at the load: $V_{l}=1.41+0.64 \approx 2.06$
Wave goes back to source and is reflected: $0.14 \cdot 0.64 \approx 0.21$.
Reflected at receiver: $0.45 \cdot 0.21 \approx 0.091$.
We get $V_{l}=2.06+(1+0.45) \cdot 0.091 \approx 2.19$
etc. until we end up at $V_{l}=3.3 \cdot \frac{200}{200+100}=2.2$

## Splitted (bifurcated) wires

Special care needed at the interface between the wires

$$
Z_{0}=Z_{1} \text { yields reflections regardless of } R_{L}
$$

Taper the impedance!

$$
Z_{1}=2 Z_{0}
$$

Use for termination

$$
R_{L}=Z_{1}=2 Z_{0}
$$



Impedances must match at the fork!

## Unterminated lines, some comments

Low source impedance
At the load, we will see an accumulation of the amplitude, effectively higher than the drive voltage (!).

Similar to ringing (undamped settling behavior).

## High source impedance

Small incremental steps settling towards the end value.
Similar to a damped settling behavior (in some sense).

## Source, series termination (back-matching)

Can be used together with open-circuit receivers
Serie resistor between driver output and transmission line
Cuts amplitude to 50\% before "entering" transmission line
Full reflection at end, +1 due to the open circuit. This will effectively form a full swing at the receiver (!)

## Reflected wave?

Absorbed at the source due to the source termination
Driver output current goes to zero when reflected wave arrives

## Source termination, cont'd

Cascaded internal and series resistance must equal $Z_{0}$ !
How close must source termination be?
Stub (inductive!, e.g. bonding wires + pcb strips) between driver and termination will produce reflection

## Comparison end vs source termination

Source usually resistive (plus inductance), end usually capacitive
Mismatch between characteristic impedance and capacitive load generally worse than the series resistor mismatch

Usually less reflections in source termination

## DC biasing of end termination

Termination resistor only to ground
Driver has to deliver a very high current when switching high.
Termination resistor between ground and supply
Select $R_{1}$ and $R_{2}$ such that $Z_{0}=R_{1} \| R_{2}$, i.e., $R_{1}=\frac{R_{2} Z_{0}}{R_{2}-Z_{0}}$
Lower current for the driver, but both when switching low and high
A DC current $I_{\text {avg }}=\frac{V_{D D}}{R_{1}+R_{2}}$ will be "wasted"

## AC biasing of end termination

Use a capacitance in series with the termination resistance ( $R=Z_{0}$ )
Wastes less current compared to the DC biasing scheme (no current consumed at "DC")

But - must have a DC balanced signal, i.e., $50-\%$ duty cycle, i.e., suitable for a clock driver.


## Short transmission lines

## Very short strips

From e.g. chip to bypass capacitor must also be considered
Vias
A via will effectively form a short stub, and will have a characteristic impedance

Avoid vias on sensitive wires!

## What did we do today?

## PCB vs silicon

What are the differences when scaling up the geometries?
A quick glance at different components
Surface-mounted components

## PCB

Some PCB specifics

## Transmission lines

Termination and other properties

## What will we do next time?

## Filters

Supply filters

Data converters


