# TSEK37 Analog CMOS Integrated Circuits 

Examination (TEN1)

Time: $\quad 16$ January 2016 at 14.00-18.00
Place: G32

Responsible teacher: Martin Nielsen-Lönn, ISY, 070-361 5244 (martin.nielsen.lonn@liu.se)
Will visit exam location at 15 and 17.

Number of tasks: 6

Number of pages: 7
Allowed aids: Calculator, dictionary

Total points:

Notes:
Remember to indicate the steps taken when solving problems.
Please start each new problem at the top of a page!
Only use one side of each paper!
Exam presentation: 22 Januari 2016 at 12:00-13:00 in 3D:535, B-building

| Grade | Points |
| :---: | :---: |
| U | $<8$ |
| 3 | $8-<12$ |
| 4 | $12-<16$ |
| 5 | $16-20$ |

## Questions

1) Consider the circuit shown in Fig. 1.


Figure 1: Schematic of a circuit.
(a) Draw the equivalent small-signal model and derive the expression for the transfer function and from that transfer function identify the DC voltage gain, pole(s) and zero(s). Neglect channel-length modulation and body effect $(\lambda=0, \gamma=0)$. Ignore all parasitic capacitances except $C_{p}$ and $C_{1}$.
(b) For the circuit in Fig. 1, let the unity-gain frequency $\omega_{u g}=20 \mathrm{krad} / \mathrm{s}$, the dominant pole $\omega_{p 1}=$ $1 \mathrm{krad} / \mathrm{s}$ and the phase margin $\mathrm{PM}=55^{\circ}$. Determine the value of the non-dominant pole $\omega_{p 2}$. Ignore the effect of the zero(s) on the PM.
2) Consider the fully differential amplifier shown in Fig. 2. The amplifier is completely symmetric. Neglect body effect $(\gamma=0)$. However, channel-length modulation must be considered $(\lambda \neq 0)$. The parasitic capacitance $C_{g s}$ of the MOSFETs at nodes X, Y and the load capacitance $C_{L}$ must be considered. Ignore other parasitic capacitances. Assume that $C_{g s}$ of $M_{4 a, 4 b}=B \times C_{g s}$ of $M_{2 a, 2 b}, g_{m 4 a, 4 b}=B \times g_{m 2 a, 2 b}$ and $g_{m} \gg g_{d s} . B$ is an adjustable parameter.
(a) Draw the small-signal model of the amplifier shown in Fig. 2 and derive the transfer function.
(b) Derive the expressions for the DC gain, the two pole frequencies and the unity-gain frequency. It is assumed that the dominant pole is formed by the load capacitor $C_{L}$.
(c) If the factor $B$ is increased, how will the non-dominant pole and unity-gain frequency change? It is assumed that the dominant pole is formed by the load capacitor $C_{L}$.


Figure 2: A fully differential amplifier.
3) In Fig. 3 a wide-swing cascode current mirror is shown. The aim here is to copy the reference current $I_{1}$ to $I_{2}$. Assume that all transistors are in saturation and have the same threshold voltage. Neglect body effect and channel-length modulation. The transistor $M_{2}$ is designed to be at the edge of the saturation region to have the maximum voltage swing at the output node. What should be the value of $n$ such that $I_{1}=I_{2}$ ?


Figure 3: A wide-swing cascode current mirror.
4) Figure 4 shows a lossless interconnect circuit. At $t=0$ the voltage step $V_{0}$ goes high and propagates a pulse through the circuit. Given the values below, calculate the voltage at nodes $\mathrm{A}, \mathrm{B}$ and C at $t=7 \mathrm{~ns}$. $t_{d, Z_{x}}$ is the delay through transmission line $Z_{x}$. Assume that the inverters have a infinite (high) input impedance.
$R_{0}=150 \Omega, Z_{0}=150 \Omega, Z_{1}=75 \Omega, Z_{2}=50 \Omega, t_{d, Z_{0}}=2 \mathrm{~ns}, t_{d, Z_{1}}=3 \mathrm{~ns}$ and $t_{d, Z_{2}}=4 \mathrm{~ns}$.


Figure 4: Transmission line circuit.
5) Assume that an inverter stage can be approximated as a first order circuit with a single pole at $\omega_{0}$ and a stage DC-gain of $-A$.
(a) What are the possible number of stages required to construct a ring oscillator and what is the minimum number assuming each stage is made using a single-ended inverter? How would this change if differential inverters are used instead and why?
(b) Draw such a ring oscillator with a minimum amount of stages. Derive the open-loop transfer function for this ring oscillator.
(c) Calculate the minimum required voltage gain per stage in order to have oscillation and how this gain requirement changes with the number of stage, $N$.
(d) Assume that the ring oscillator has settled into its steady state which occurs when the output signals starts to swing from roughly 0 to roughly $V_{D D}$. At this point the propagation delay of each stage is $t_{p, s}$. What is the output frequency if we have $N$ number of stages?
6) A PLL type I contains a low-pass filter, phase detector and VCO.
(a) Draw the block diagram of the PLL, derive the total transfer function as $H(s)=\frac{\theta_{\text {out }}(s)}{\theta_{\text {in }}(s)}$ and show that $\theta_{\text {out }}$ is equal to $\theta_{\text {in }}$ when $\theta_{\text {in }}$ is constant.

$$
\begin{aligned}
H_{P D}(s) & =K_{P D}\left[\theta_{\text {in }}(s)-\theta_{\text {out }}(s)\right] \\
H_{L P}(s) & =\frac{1}{1+\frac{s}{\omega_{p 1}}} \\
H_{V C O}(s) & =\frac{K_{V C O}}{s}
\end{aligned}
$$

(b) A PLL can be used to multiply a frequency. Assume that the PLL is supposed to generate a frequency of 1 GHz from a 250 MHz clock. Modify and insert additional needed blocks in the block diagram to implement this behaviour.

## Transistor equations



## NMOS

Cutoff $\quad I_{D}=0 \quad\left(V_{G S}<V_{T N}\right)$
Linear mode
$I_{D}=\mu_{n} C_{o x} \frac{W}{L}\left(\left(V_{G S}-V_{T N}\right) V_{D S}-\frac{V_{D S}^{2}}{2}\right) \quad\left(V_{G S}>V_{T N}\right)$ and $\left(V_{D S}<V_{G S}-V_{T N}\right)$
Saturation mode
$I_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{W}{L}\left(V_{G S}-V_{T N}\right)^{2}\left(1+\lambda V_{D S}\right) \quad\left(V_{G S}>V_{T N}\right)$ and $\left(V_{D S}>V_{G S}-V_{T N}\right)$

## PMOS

$$
\text { Cutoff } \quad I_{D}=0 \quad\left(V_{S G}<\left|V_{T P}\right|\right)
$$

Linear mode
$I_{D}=\mu_{p} C_{o x} \frac{W}{L}\left(\left(V_{S G}-\left|V_{T P}\right|\right) V_{S D}-\frac{V_{S D}^{2}}{2}\right) \quad\left(V_{S G}>\left|V_{T P}\right|\right)$ and $\left(V_{S D}<V_{S G}-\left|V_{T P}\right|\right)$
Saturation mode
$I_{D}=\frac{1}{2} \mu_{p} C_{o x} \frac{W}{L}\left(V_{S G}-\left|V_{T P}\right|\right)^{2}\left(1+\lambda V_{S D}\right) \quad\left(V_{S G}>\left|V_{T P}\right|\right)$ and $\left(V_{S D}>V_{S G}-\left|V_{T P}\right|\right)$

## Transmission line equations



Complex characteristic impedance

$$
Z_{c}=\sqrt{\frac{R+j \omega L}{G+j \omega C}}
$$

Inductance voltage-current relation

$$
V=L \frac{d I}{d t}
$$

$$
\begin{gathered}
\text { Mutual inductance } \\
V_{m n}=L_{m n} \frac{d I_{n}}{d t} \text { where } m \neq n
\end{gathered}
$$

Characteristic impedance for lossless TL

$$
Z_{0}=\sqrt{\frac{L}{C}}
$$

Capacitance voltage-current relation

$$
I=C \frac{d V}{d t}
$$



