# ExAMINATION IN 

TSEK37/TEN1

## Analog CMOS Integrated Circuits

Date: 2014-01-18<br>Time: 8-12<br>Location: U1<br>Aids: Calculator, Dictionary<br>Teachers: Behzad Mesgarzadeh (5719)<br>Daniel Svärd (8946)

8 points are required to pass.

Please start each new problem at the top of a page! Only use one side of each paper!

1) Fig. 1 shows a charge pump for a PLL. The switch transistors M1 and M4 have been placed outside the current mirror outputs (M2 and M3) to reduce glitches at the output node.


Fig. 1. Charge pump circuit.
All transistor sizes are $10 \mu \mathrm{~m}$ wide and $0.35 \mu \mathrm{~m}$ long. Neglect the channel length modulation and the body effect $(\lambda=\gamma=0)$. Assume $I_{\text {ref }}=10 \mu \mathrm{~A}, \mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=150 \mu \mathrm{~A} / \mathrm{V}^{2}$, $\mu_{\mathrm{p}} \mathrm{C}_{\mathrm{ox}}=75 \mu \mathrm{~A} / \mathrm{V}^{2}, \mathrm{~V}_{\mathrm{tn}}=400 \mathrm{mV}, \mathrm{V}_{\mathrm{tp}}=-550 \mathrm{mV}$ and $\mathrm{Vdd}=3.3 \mathrm{~V}$.
(a) Considering the timing diagram shown in Fig. 2, calculate the current $I_{\text {out }}$ at time $t_{1}$ and $\mathrm{t}_{2}$, respectively.


Fig. 2. Timing diagram for the charge pump.
(b) Calculate the output range of the charge pump. The output range is defined as the voltage range for $V_{\text {out }}$ where $\mathrm{M}_{2}$ is saturated when the down signal is high and $\mathrm{M}_{3}$ is saturated when the $\overline{\mathbf{u p}}$ signal is low.
2) The differential amplifier in Fig. 3 is biased with a current source with finite output resistance $\mathrm{R}_{\mathrm{SS}}$ (current source is not shown). The transistors in the circuit suffers from transconductance mismatch, i.e. $g_{m 1}-g_{m}=\Delta g_{m} \neq 0$.


Fig. 3. Differential amplifier circuit biased with non-ideal current source.
Determine an expression for the small-signal common-mode rejection ratio (CMRR) of the circuit. Assume the transistors are operating in the saturation region and that the load resistors are matched. Also neglect the channel-length modulation and body effect.

Hint: The common-mode rejection ratio is defined as:

$$
C M R R=\left|\frac{A_{D M-D M}}{A_{C M-D M}}\right|
$$

where $A_{D M-D M}$ is the gain from a differential input signal to the differential output and $A_{C M-D M}$ is the gain from a common-mode input to the differential output.
3) Fig. 4 shows a differential amplifier circuit. The amplifier is completely symmetric. Ignore all parasitic capacitances except for $\mathrm{C}_{\mathrm{X}}$ and $\mathrm{C}_{\mathrm{L}}$. Also neglect the channellength modulation and the body effect $(\lambda=\gamma=0)$.


Fig. 4. Differential current mirror amplifier.
(a) Draw the small-signal model and determine the transfer function of the amplifier.
(b) If $\mathrm{g}_{\mathrm{m} 3}=1.64 \mathrm{mS}, \mathrm{g}_{\mathrm{m} 5}=4 \cdot \mathrm{~g}_{\mathrm{m} 3}, \mathrm{R}_{\mathrm{L}}=1.5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, and $\mathrm{C}_{\mathrm{X}}=0.5 \mathrm{pF}$; calculate the value of $g_{m 1}$ to have a unity gain frequency of $2 \mathrm{Grad} / \mathrm{s}$ and calculate the phase margin assuming a feedback factor $(\beta)$ of 1 .
(2 p)
4) A $2-\mathrm{mm}$ RC-wire is divided into $m$ equal-length sections and $m$ identical repeaters are inserted between the sections as shown in Fig. 5. Assume that the delay through an RC wire is $0.38 r c d^{2}$, where $d$ is wire length and $r$ and $c$ are resistance and capacitance per unit length. If $r c=960 \mu$ s and the propagation delay of each repeater is 50 ps , calculate the required number of sections to build a non-inverting signal propagation through the line with minimum delay.


Fig. 5. Inserting repeaters to minimize the delay through the wire.
5) A 3-stage ring oscillator is shown in Fig. 6. Assume that the second and third stages are ideal inverters with a switching threshold at $V_{D D} / 2$ and their propagation delays are 200 ps and 225 ps , respectively. Furthermore, assume that $\mathrm{M}_{1}$ and $\mathrm{M}_{4}$ transistors (in the first stage) are long channel devices and $\mathrm{M}_{2}$ and $\mathrm{M}_{3}$ transistors are ideal switches with a switching threshold at $V_{D D} / 2$. All of the parasitic capacitances of $\mathrm{M}_{1}$ and $\mathrm{M}_{4}$ can be ignored. Calculate the oscillation frequency of the oscillator. (4 p)


Fig. 6. A three-stage ring oscillator.

## Circuit parameters:

$$
\begin{array}{ll}
V_{t 0_{n}}=\left|V_{t o p}\right|=0.5 \mathrm{~V} & V_{D D}=3 \mathrm{~V} \\
\lambda_{n}=\lambda_{p}=0 & (W / L)_{1}=40 \\
C_{o x} \mu_{n}=200 \mu \mathrm{~A} / \mathrm{V}^{2} & (W / L)_{4}=20 \\
C_{o x} \mu_{p}=50 \mu \mathrm{~A} / \mathrm{V}^{2} & \gamma=0
\end{array}
$$

6) An XOR gate is utilized as phase detector in a DLL as it is shown in Fig. 7. Draw the input-output characteristic of the phase detector for the interval of $[-2 \pi, 2 \pi]$ assuming that $\mathrm{V}_{\mathrm{DD}}$ is 3 V .

Hint: Draw the average value of the output voltage $\left(\overline{V_{\text {out }}}\right)$ with respect to $\Delta \phi$, where $\Delta \phi$ is the phase difference between the input signals.


Fig.7. XOR gate as phase detector.

## TRANSISTOR EQUATIONS

NMOS


PMOS


## NMOS

- Cutoff: $\quad \mathrm{I}_{\mathrm{D}}=0 \quad\left(\mathrm{~V}_{\mathrm{GS}}<\mathrm{V}_{\mathrm{TN}}\right)$
- Linear mode:

$$
I_{D}=\mu_{n} C_{o x} \frac{W}{L}\left(\left(V_{G S}-V_{T N}\right) V_{D S}-\frac{V_{D S}^{2}}{2}\right) \quad\left(\mathrm{V}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{TN}}\right) \text { and }\left(\mathrm{V}_{\mathrm{DS}}<\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}\right)
$$

- Saturation mode:

$$
I_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{W}{L}\left(V_{G S}-V_{T N}\right)^{2}\left(1+\lambda V_{D S}\right) \quad\left(\mathrm{V}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{TN}}\right) \text { and }\left(\mathrm{V}_{\mathrm{DS}}>\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}\right)
$$

## PMOS

- Cutoff:

$$
\mathrm{I}_{\mathrm{D}}=0 \quad\left(\mathrm{~V}_{\mathrm{GS}}<\left|\mathrm{V}_{\mathrm{TP}}\right|\right)
$$

- Linear mode:

$$
I_{D}=\mu_{p} C_{o x} \frac{W}{L}\left(\left(V_{S G}-\left|V_{T P}\right|\right) V_{S D}-\frac{V_{S D}^{2}}{2}\right) \quad\left(\mathrm{V}_{\mathrm{GS}}>\left|\mathrm{V}_{\mathrm{TP}}\right|\right) \text { and }\left(\mathrm{V}_{\mathrm{SD}}<\mathrm{V}_{\mathrm{SG}}-\left|\mathrm{V}_{\mathrm{TP}}\right|\right)
$$

- Saturation mode:

$$
I_{D}=\frac{1}{2} \mu_{p} C_{o x} \frac{W}{L}\left(V_{S G}-\left|V_{T P}\right|\right)^{2}\left(1+\lambda V_{S D}\right) \quad\left(\mathrm{V}_{\mathrm{GS}}>\left|\mathrm{V}_{\mathrm{TP}}\right|\right) \text { and }\left(\mathrm{V}_{\mathrm{SD}}>\mathrm{V}_{\mathrm{SG}}-\left|\mathrm{V}_{\mathrm{TP}}\right|\right)
$$

## TRANSMISSION LINE EQUATIONS

- Complex characteristic impedance
$Z_{c}=\sqrt{\frac{R+j \omega L}{G+j \omega C}}$
- Inductance voltage-current relation:
$V=L \frac{d I}{d t}$
- Characteristic impedance for lossless TL:
$Z_{o}=\sqrt{\frac{L}{C}}$
- Capacitance voltage-current relation:
$I=C \frac{d V}{d t}$

- Mutual inductance:
$V_{m n}=L_{m n} \frac{d I_{n}}{d t} \quad$ where $\mathrm{m} \neq \mathrm{n}$


