

DIGITAL CIRCUITS

Exam TSEI03

Time: Tuesday 7 January 2020, 14:00–18:00

Place: U1

Teacher: Mark Vesterbacka, phone 013-281324

Allowed aid: Calculator

Max score: 60 points

Grades:
45 points for 5
35 points for 4
25 points for 3

Solutions: Posted on the course web

Result: Posted through LADOK by 23 January 2020

- 1 a) What is *channel length modulation*? (2 p)
- b) What are the advantages of using a static CMOS inverter instead of an NMOS inverter? (2 p)
- c) What is a *noise margin* of a digital circuit? (2 p)
- d) Why is the wire resistance in a layout often characterized with the unit *Ohm per square*? (2 p)
- 2 An NMOS transistor is plugged into the test configuration shown in Figure 1. Determine the operation region, V_D , and V_S for the two cases below. For simplicity, assume $\lambda = 0$ and $\gamma = 0$.




Figure 1. Test configuration for NMOSFET.

- a) $R = 10 \text{ k}\Omega$. (5 p)
- b) $R = 30 \text{ k}\Omega$. (5 p)
- 3 The function $F(A, B) = \overline{AB} + A\overline{B}$ shall be implemented with complementary pass transistor logic. Assume that complements to A and B are available.
- a) Implement $F(A, B)$ using at most four NMOSFETs and two inverters. (6 p)
- b) Suggest a method that reduces the short-circuit currents of the inverters. (4 p)

- 4 A NAND gate shown to the left in Figure 2. To the right in Figure 2, there is a plot showing the output responses of the circuit due to different input transitions.




Figure 2. NAND gate and its output response due to different input patterns.

- a) Draw an equivalent *RC* switch model for this circuit that includes internal node capacitances. (4 p)
- b) Explain why case $A = 1 \rightarrow 0, B = 1 \rightarrow 0$ has the smallest delay. (3 p)
- c) Explain why case $A = 1 \rightarrow 0, B = 1$ is slower than case $A = 1, B = 1 \rightarrow 0$. (3 p)

- 5 A static latch and a dynamic latch is shown in Figure 3.




Figure 3. Two latches.

- a) Which latch is dynamic and which is static? (2 p)
- b) Discuss the storage mechanisms concept behind the latches. Describe their function in different clock phases. (6 p)
- c) How are problems with metastability avoided in a latch? (2 p)

- 6 A domino logic circuit realizing the function $F(A, B, C)$ is shown in Figure 4. The parasitic capacitances C_x , C_y , C_G , and C_F have been indicated in the schematic.




Figure 4. Transistor schematic of a domino logic circuit.

- a) What logic function $F(A, B, C)$ has been implemented? (2 p)
- b) What is the purpose of the MOSFETs clocked with \emptyset ? (2 p)
- c) Can charge sharing occur in the circuit? Motivate your answer. (2 p)
- d) Can charge leakage be a problem in the circuit? Motivate your answer. (2 p)
- e) Size the devices so that the worst-case output resistance of node G is the same as that of an inverter with an NMOS $W/L = 3$ and PMOS $W/L = 5$. (4 p)

Equations for the MOS transistor



Definition of source (S) and drain (D)

NMOS: $V_S \leq V_D$ PMOS: $V_S \geq V_D$

Voltage notations

$V_{GS} = V_G - V_S$, $V_{DS} = V_D - V_S$, $V_{SB} = V_S - V_B$, $V_{GT} = V_{GS} - V_T$

Threshold voltage

$$V_T = V_{T0} + \gamma(\sqrt{|V_{SB} - 2\Phi_F|} - \sqrt{2|\Phi_F|})$$

Unified model

NMOS: $V_{GT} \leq 0$ (PMOS: $V_{GT} \geq 0$) \Rightarrow Subthreshold region ($I_D \approx 0$)

$$\text{NMOS: } V_{GT} \geq 0 \quad (\text{PMOS: } V_{GT} \leq 0) \Rightarrow I_D = k' \frac{W}{L} V_{min} \left(|V_{GT}| - \frac{V_{min}}{2} \right) (1 + \lambda V_{DS})$$

$V_{min} = \min(|V_{GT}|, |V_{DS}|, |V_{DSAT}|)$

$V_{min} = |V_{GT}| \Rightarrow$ saturation region

$V_{min} = |V_{DS}| \Rightarrow$ resistive (linear, triode) region ($\lambda = 0$)

$V_{min} = |V_{DSAT}| \Rightarrow$ velocity saturation region

V_{DSAT} dependency on channel length

$$V_{DSAT} = L \xi_c$$

Subthreshold region

$$\text{NMOS: } V_{GT} \leq 0 \Rightarrow I_{Dn} = I_{Dn} \frac{W}{L} e^{\frac{q(V_{GSn} - V_{Tn})}{nkT}} \left(1 - e^{-\frac{qV_{DSn}}{kT}} \right) (1 + \lambda_n V_{DSn})$$

$$\text{PMOS: } V_{GT} \geq 0 \Rightarrow I_{Dp} = I_{Dp} \frac{W}{L} e^{\frac{q(V_{Sop} - |V_{Tp}|)}{nkT}} \left(1 - e^{-\frac{qV_{SDp}}{kT}} \right) (1 + \lambda_p V_{DSp})$$

Model parameters for 0.25 μm CMOS devices

Parameters for drain current calculations

	V_{T0} [V]	γ [$\sqrt{\text{V}}$]	V_{DSAT} [V]	k' [$\mu\text{A}/\text{V}^2$]	λ	Φ_F [V]
NMOS	0.43	0.40	0.63	115	0.06	-0.30
PMOS	-0.40	-0.40	-1.00	-30	-0.10	0.30

Parameters for capacitance calculations

	C_{ox} [fF/ μm^2]	C_O [fF/ μm]	C_j [fF/ μm^2]	m_j	ϕ_b [V]	C_{jsw} [fF/ μm]	m_{jsw}	$\phi_{b_{sw}}$ [V]
NMOS	6	0.31	2.0	0.50	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9

Gate capacitance

Overlap capacitance

$$C_{GSO} = C_{GDO} = C_{ox} x_d W = C_O W$$

Channel capacitance

$$C_{GC} = C_{GCB} + C_{GCS} + C_{GCD}$$

Condition	C_{GCB}	C_{GCS}	C_{GCD}
$V_{GTn} \leq 0$, $V_{GTP} \geq 0$	$C_{ox} WL$	0	0
$V_{GTn} > 0$, $V_{GTP} < 0$, $ V_{DS} \leq V_{GT} $	0	$C_{ox} WL/2$	$C_{ox} WL/2$
$V_{GTn} > 0$, $V_{GTP} < 0$, $ V_{GT} \leq V_{DS} $	0	$2C_{ox} WL/3$	0

Junction capacitance

Junction capacitance as function of voltage

$$C_j(V) = \frac{C_{j0}}{(1 - V/\phi_0)^m}$$

Average capacitance during transition from V_1 to V_2

$$C_{eq} = K_{eq} C_{j0} = \frac{-\phi_0^m}{(V_2 - V_1)(1-m)} [(\phi_0 - V_2)^{(1-m)} - (\phi_0 - V_1)^{(1-m)}] C_{j0}$$

Dynamic power consumption

$$P = \alpha f C_{tot} V_{dd}^2$$

Switch functions

$$S_N = \overline{F(A, B, \dots)}, S_P = F(\bar{A}, \bar{B}, \dots)$$

Boolean algebra

De Morgans' theorem

$$\overline{X + Y + Z + \dots} = \overline{\bar{X}\bar{Y}\bar{Z}\dots}, \quad \overline{XYZ\dots} = \bar{X} + \bar{Y} + \bar{Z} + \dots$$

Expansion in sum

$$\mathcal{J}(X, Y, Z, \dots) = X\mathcal{J}(1, Y, Z, \dots) + \bar{X}\mathcal{J}(0, Y, Z, \dots)$$

Expansion in product

$$\mathcal{J}(X, Y, Z, \dots) = [X + \mathcal{J}(0, Y, Z, \dots)][\bar{X} + \mathcal{J}(1, Y, Z, \dots)]$$

Transmission line

Characteristic impedance

$$Z_0 = \sqrt{L/c}$$

Velocity of wave

$$v = 1 / \sqrt{Lc}$$

Reflection coefficient for a transmission line (Z_0) terminated by a load (Z_L)

$$\Gamma = (Z_L - Z_0) / (Z_L + Z_0)$$

Elmore delay

P_i = “the path between node 0 and i ”.

$P_{ij} = P_i \cap P_j$ = “the common part of the paths P_i and P_j ”.

R_{ij} = “the sum of all resistances in P_{ij} ”.

Time constant from node 0 to i : $\tau_{di} = \sum_{j=0}^n R_{ij} C_j$. Propagation delay: $t_{pi} \approx 0.69 \tau_{di}$.

Sizing of cascaded inverters

For minimal propagation delay find the best solution to $1 = e^{(1+\gamma/k)/k}$, where k = “tapering factor”, N = “number of inverters”, $F = C_L/C_{g1} = k^N$ and $\gamma = C_{int1}/C_{g1}$.