TSTE03 Homework 3: Solution

Inspect layout \Rightarrow

Schematic

matic
matic

$$M_1 \downarrow M_7$$

 V_{DD}
 $M_1 \downarrow M_7$
 K_{DD}
 $M_1 \downarrow M_7$
 K_{DD}
 $M_1 \downarrow M_7$
 K_{DD}
 $M_1 \downarrow M_7$
 K_{DD}
 $M_2 \downarrow M_6$
 M_6
 $M_1 = W_2 = W_3 = W_4 = W_5 = W_6 = 0.5 \ \mu\text{m}, W_7 = 1.0 \ \mu\text{m}$
 $Gate, source, and drain widths
 $W_1 = W_2 = W_3 = W_4 = W_5 = W_6 = 0.5 \ \mu\text{m}, W_7 = 1.0 \ \mu\text{m}$
 $Gate lengths$
 $L_1 = L_2 = L_3 = L_4 = L_5 = L_6 = L_7 = 0.25 \ \mu\text{m}$
 $Source lengths$
 $L_{s1} = L_{s5} = L_{s6} = L_{s7} = 0.5 \ \mu\text{m}, L_{s2} = L_{s3} = L_{s4} = 0.25 \ \mu\text{m}$
 $Drain lengths$
 $L_{d1} = L_{d2} = L_{d6} = L_{d7} = 0.75 \ \mu\text{m}, L_{d3} = L_{d4} = L_{d5} = 0.25 \ \mu\text{m}$$

Metal wire dimensions of node x $W_{\rm m} = 0.375 \ \mu {
m m}, L_{\rm m} \approx 7 \ \mu {
m m}$

Poly wire dimensions of node x

 $W_{\rm p} = 0.25 \ \mu{\rm m}, \ L_{\rm p} \approx 4 \ \mu{\rm m}$

Worst-case PMOS drain capacitance of node x

$$C_{d1} \approx W_1 L_{d1} C_{j0p} + (W_1 + 2L_{d1}) C_{jsw0p} =$$

= 0.5 \cdot 10^{-6} \cdot 0.75 \cdot 10^{-6} \cdot 1.9 \cdot 10^{-3} + (0.5 \cdot 10^{-6} + 2 \cdot 0.75 \cdot 10^{-6}) \cdot 0.22 \cdot 10^{-9} F \approx 1.16 fF

Worst-case NMOS drain capacitance of node x

$$C_{d2} \approx W_2 L_{d2} C_{j0n} + (W_2 + 2L_{d2}) C_{jsw0n} =$$

= 0.5 \cdot 10^{-6} \cdot 0.75 \cdot 10^{-6} \cdot 2.0 \cdot 10^{-3} + (0.5 \cdot 10^{-6} + 2 \cdot 0.75 \cdot 10^{-6}) \cdot 0.28 \cdot 10^{-9} F \approx 1.31 fF

Worst-case gate capacitance of MOSFETs M₁ ... M₆

$$C_{g1} = C_{g2} = C_{g3} = C_{g4} = C_{g5} = C_{g6} \approx W_i L_i C_{ox} = 0.5 \cdot 10^{-6} \cdot 0.25 \cdot 10^{-6} \cdot 6 \cdot 10^{-3} \text{ F} = 0.75 \text{ fF}$$

Worst-case gate capacitance of MOSFET M7

 $C_{g7} \approx W_7 L_7 C_{ox} = 1.0 \cdot 10^{-6} \cdot 0.25 \cdot 10^{-6} \cdot 6 \cdot 10^{-3} \text{ F} = 1.5 \text{ fF}$

Capacitance of metal wire of node x

$$C_{\rm m} \approx W_{\rm m} L_{\rm m} C_{\rm ma} + 2 \left(W_{\rm m} + L_{\rm m} \right) C_{\rm mf} =$$

= 0.375 \cdot 10^{-6} \cdot 7 \cdot 10^{-6} \cdot 35 \cdot 10^{-6} + 2 \left(0.375 \cdot 10^{-6} + 7 \cdot 10^{-6} \right) \cdot 55 \cdot 10^{-12} F \approx 0.91 fF

Capacitance of poly wire of node x

$$C_{p} \approx W_{p}L_{p}C_{pa} + 2(W_{p} + L_{p})C_{pf} =$$

= 0.25 \cdot 10^{-6} \cdot 4 \cdot 10^{-6} \cdot 75 \cdot 10^{-6} + 2(0.25 \cdot 10^{-6} + 4 \cdot 10^{-6}) \cdot 40 \cdot 10^{-12} F \approx 0.42 fF

Worst-case capacitance of node x

 $C_{\rm x} \approx C_{\rm d1} + C_{\rm d2} + C_{\rm g1} + C_{\rm g2} + C_{\rm g6} + C_{\rm g7} + C_{\rm m} + C_{\rm p} \approx \boxed{7.6 \text{ fF}}$

Initial state for worst case charge sharing is when all internal capacitances are discharged

- A = 0 turns off path to rest of the switch net
- $B = C = \emptyset = 1$ discharges the capacitances in the switch net

Output node x should then be precharged with no charging of internal capacitances

- A = 0 turns off path to rest of the switch net
- $\emptyset = 0$ precharges node x
- State of *B* and *C* does not matter since associated capacitances are already discharged

Worst case charge sharing occurs when the output node x shares its charge with internal ones

- $\emptyset = 1$ makes node *x* dynamic
- A = B = 1 connects node *x* to the switch net nodes and shares the charge
- C = 0 is needed for evaluating x to 1

Answers

- a) Implemented function is F = ABC
- b) Worst-case parasitic capacitance at node *x* is $C_x \approx 7.6$ fF
- c) Largest charge sharing occurs for $\langle \emptyset, A, B, C \rangle = \langle 1, 0, 1, 1 \rangle \rightarrow \langle 0, 0, -, \rangle \rightarrow \langle 1, 1, 1, 0 \rangle$