

## TSEI03 Homework 3: Dynamic logic

A layout of a dynamic gate is shown in Figure 1. The spacing of the grid is  $0.25\ \mu\text{m}$ . For metal wires, area capacitance is  $35\ \text{aF}/\mu\text{m}^2$  and fringing capacitance is  $55\ \text{aF}/\mu\text{m}$ . For polysilicon wires, area capacitance is  $75\ \text{aF}/\mu\text{m}^2$  and fringing capacitance is  $40\ \text{aF}/\mu\text{m}$ . Use transistor parameters according to the formulas in the Problems & Solution manual. Neglect gate overlap and capacitance due to contacts in calculations.




Figure 1. Dynamic gate layout.

- What function  $F(A, B, C)$  has been implemented?
- Estimate the worst-case parasitic capacitance of the internal node  $x$ .
- What input combination causes the largest problem with charge sharing?