Digital IC Lecture Adders

Deyu Tu, PhD

<u>deyu.tu@liu.se</u> 013-285851 Laboratory of Organic Electronics, Campus Norrköping

LINKÖPING UNIVERSITY

Outline

- Introduction
- The Binary Adder
- Single-bit Adder Design
- N-bit Adder Design



A Generic Digital Processor





Building Blocks

- Arithmetic unit
 - Bit-siliced datapath (adder, multiplier, shifter, comparator, etc.)
- Memory
 - RAM, ROM, Buffer, Shift registers
- Control
 - Finite state machine (PLA, random logic), Counters
- Interconnect
 - Switches, Arbiters, Bus



Bit-sliced Design



Tile identical processing elements



Bit-sliced Datapath

From register files / Cache / Bypass Multiplexers Shifter Adder stage 1 Wiring Loopback Bus Loopback Bus Loopback Bus Adder stage 2 Wiring Bit slice 63 Bit slice Bit slice Bit slice Adder stage 3 $N \rightarrow 0$ Sum Select To register files / Cache



Half Adder



TABLE 11.1 Truth table for half adder

А	В	Cout	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0







Full Adder

A	В	<i>C</i> _{<i>i</i>}	S	С,	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate



The Binary Adder



$$S = A \oplus B \oplus C_{i}$$

= $A\overline{B}\overline{C}_{i} + \overline{A}B\overline{C}_{i} + \overline{A}\overline{B}C_{i} + ABC_{j}$
$$C_{0} = AB + BC_{i} + AC_{i}$$



Express S and C_o as a function of G, D, P

Three new variables which ONLY depend on A, B

Generate (G) = AB

- Delete (D) = $\overline{A} \overline{B}$
- Propagate (P) = A \oplus B $C_o(G, P) = G + PC_i$ $S(G, P) = P \oplus C_i$

Can also derive expressions for S and C_o based on D and P



Full Adder Design I

 $S = A \oplus B \oplus C$ $C_{out} = MAJ(A, B, C)$



Complementary static CMOS, 32 Transistors

LINKÖPING UNIVERSITY

Full Adder Design II



Complementary static CMOS, 28 Transistors

Full Adder Design III





Transmission gate, 24 Transistors

Full Adder Design IV







Complementary Pass-Transistor Logic, 32 T

Full Adder Design V





Dual-rail Domino

Full Adder Design VI



Mirror Adder, 24 Transistors



Inversion Property





Carry Propagate Adders

• N-bit Adder





The Ripple-Carry Adder



Worst case delay linear with the number of bits

 $t_d = O(N)$

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit



Minimize Critical Path



Exploit Inversion Property (2 different cells needed)



Carry Generation and Propagation





Manchester Carry Chain





 V_{DD}

GND

Stick Diagram of Manchester Carry Chain

 $P_{i} \qquad G_{i} \qquad \phi \qquad P_{i+1} \qquad G_{i+1} \qquad \phi$ $\overline{C_{i-1}} \qquad \overline{C_{i}} \qquad \overline{C_{i+1}} \qquad$

Inverter/Sum Row

Propagate/Generate Row



Sizing Manchester Carry Chain





Carry-Bypass/Skip Adder

- Carry-ripple is slow through all N stages
- Carry-bypass allow carry to skip over groups of n-bits





Carry-Bypass Adder





Idea: If (P0 and P1 and P2 and P3 = 1) then $C_{03} = C_0$, else "kill" or "generate".



Carry-Bypass Adder



$$t_{adder} = t_{setup} + Mt_{carry} + (N/M-1)t_{bypass} + (M-1)t_{carry} + t_{sum}$$



Carry Ripple vs. Carry Bypass





Carry-Select Adder

- Anticipate both possible values of the carry input
- Select the correct values when the carry input arrives





Carry-Select Adder





Carry-Select Adder: Critical Path





Linear Carry Select





Square Root Carry Select







Comparison of Adder Delay





Carry-Lookahead Adder

• Compute *G* for many bit in parallel





Concept of Lookahead





Topology of Lookahead

Expanding Lookahead equations:

$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}C_{o,k-2})$$

All the way:

$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}(... + P_1(G_0 + P_0C_{i,0})))$$





Logarithmic Lookahead Adder





Carry Lookahead Trees

$$C_{o,0} = G_0 + P_0 C_{i,0}$$

$$C_{o,1} = G_1 + P_1 G_0 + P_1 P_0 C_{i,0}$$

$$C_{o,2} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{i,0}$$

$$= (G_2 + P_2 G_1) + (P_2 P_1)(G_0 + P_0 C_{i,0}) = G_{2:1} + P_{2:1} C_{o,0}$$

Can continue building the tree hierarchically.



2019-10-02 40



16-bit radix-2 Kogge-Stone tree



Tree Adder



16-bit radix-4 Kogge-Stone Tree



Sparse Trees



2019-10-02

42



Brent-Kung Tree





Carry-Save Adder











Summary





Reference

- *Digital Integrated Circuits*, by Jan M. Rabaey, et al.
- *CMOS VLSI Design*, by David Harris, et al.



www.liu.se

