


Agenda

- Practical issues
- Introduction to VHDL
 - Simple design examples



2023-08-29 2



2023-08-29

4

TSTE12 Design of Digital Systems, Lecture 2

TSTE12 Lab info

- Lab open 05-23 each day, 7 days/week
- Lab group defined to guarantee computer access
 - Unused computers available for other group
- MUX2 lab available (starting wednesday)
 - Initially limited to scheduled hours (unlocked lab door)
 - Later access given through LiU card
- MUX1 lab also possible (but used more in other courses)
 - Make sure the check with the schedule server (timeedit) that other course not uses the lab before entering

TSTE12 Deadlines Y,D,ED

- Group definitions Thursday 31 August (afternoon)
 - On web, include supervisor assignment
- Friday 1 September (possible also monday 4/9): First meeting with supervisor
 - Determine project manager (contact person)
 - Questions (short meeting)
- Tuesday 5 September: First version of requirement specification
- Hint: Deadline means "no later than", i.e., allowed to complete tasks before these dates

LINKÖPING UNIVERSITY

TSTE12 Design of Digital Systems, Lecture 2

2023-08-29 6

2023-08-29

5

TSTE12 Deadlines MELE, erasmus

- Group definition Wednesday 6 September (afternoon)
 - On web, include supervisor assignment
- Friday 8 September: First meeting with supervisor
 - Determine project manager (contact person)
 - Question (short meeting)
- Tuesday 12 September: First version of requirement specification



2023-08-29 7

Deciding meeting with supervisor

- Supervisors work with multiple courses
- Meeting with supervisor decided by signing up on paper list outside his office (or other method defined by the supervisor)
 - Corridor B, 2nd floor, entrance 27 (towards entrance 25)
 - List shows available timeslots for meetings
- Sign up day before meeting
 - Supervisors needs to know their day in the morning

Documents to be discussed must be submitted at least 24h before the meeting time

TSTE12 Design of Digital Systems, Lecture 2

2023-08-29 8

Computer system intro

• More info about the computer system at

https://liuonline.sharepoint.com/sites/student-campus-och-lok aler/SitePages/en/Datorsalar.aspx

- Require login
- Single password for all computers
 - Same files and folders (home folder) for windows as well as linux
 - We use linux (CentOS 7) that is unique to MUX1 and MUX2 labs. Reason: software not supported under other OS.



2023-08-29 9

Computer system, remote access

- Remote access to general linux machines
 - Require 2-step verification (additional step using app on phone)
 - Use thinlinc protocol software (runs on windows, mac, linux)
 - Use rdp protocol software (choose one linux machine)
 - Use ssh/X11 protocol software and connect to a linux machine
- Graphic interface necessary (X11 protocol)
 - Linux: builtin support
 - Windows: mobaxterm
 - Mac: xquartz

TSTE12 Design of Digital Systems, Lecture 2


2023-08-29 10

Computer system in MUX lab

- Special computer setup in MUX1 and MUX2
 - CentOS 7 (linux variant)
 - Hardware and software different from other labs, including libreoffice and other software
- Possible to remote login from thinlinc.edu.liu.se
 - Use ssh -XC muxen2-0nn in a terminal window from a linux machine (nn is 01-16)
 - Check if someone already logged in on the computer

w

• Machines always reboots at night



VHDL Introduction	
VHSIC Hardware Description Language	
Very High Speed Integrated CircuitsDeveloped on contract from US Dept. of Defense	
• First standard created 1987. Major revisions 1993, 2008 and 2 in 2000/2002, 2008, and 2019).	2019 (minor revision
 Will cover 87 version first Additional standards has been adopted (e.g. std-logic data type) 	pes, math library etc.)
• Most popular in Europe	

2023-08-29 13

2023-08-29 14

Remember

VHDL was initially intended to be used as a SPECIFICATION/DESCRIPTION


language, not for direct synthesis! Its strength is that it allows an executable description/specification to be created!



TSTE12 Design of Digital Systems, Lecture 2

VHDL Basic Features

- Influenced by ADA
- Object based, not object oriented
 - Hide information, no inheritance
- VHDL is a complete computer language
- The language is strongly typed
- It allows concurrent events
- Focuses on digital hardware (Analog extensions exist, VHDL-AMS)
- Should be portable between different computer platforms. (source code only)



2023-08-29 16

VHDL Basic Building Block

- The common building block is called an entity
- Design entities consists of two parts
 - Entity definition describing the interface
 - Architecture describing internals
 - possible to have multiple architectures for a single entity definition
 - Internals not accessible from the outside
- Common to divide these two parts into separate files
- Hierarchy allows reuse of entities and hiding of detail



VHDL Entity definitio	2023-08-29 17 N
 Example entity ONES_CNT is port (A : in BIT_VECTOR(2 downto 0); C : out BIT_VECTOR(1 downto 0)); end ONES_CNT; Fully specified interface 	3 bit A ONES_CNT
 Datatype Direction Names 	NO information about how it works! NO information about how it is implemented!

TSTE12 Design of Digital Systems, Lecture 2	2023-08-29 18
VHDL Architect	ure dataflow example
 Architecture describes interactions Here, boolean equations are used to describe the expected behavour Both equations are evaluated at the same time 	<pre>architecture DATA_FLOW of ONES_CNT is begin C(1) <= (A(1) and A(0)) or (A(2) and A(0)) or (A(2) and A(1)); C(0) <= (A(2) and not A(1) and not A(0)) or (not A(2) and not A(1) and A(0)) or (A(2) and A(1) and A(0)) or (not A(2) and A(1) and not A(0));</pre>
 Note parenthesis around expressions! 	end DATA_FLOW;
- AND and OR have equ	al precedence

2023-08-29 19

VHDL Architecture structure example

- Build function using other building blocks (entities)
- Reuse of basic gates
- Hierarchy

- First declare components (interfaces)
- Then instantiate them (connect them together)

architecture STRUCTURAL of ONES_COUNT is

component XOR_GATE
 port (X,Y : in bit; 0 : out bit);
end component;

component NAND_GATE
 port (X,Y : in bit; 0 : out bit);
end component

signal I1, I2, I3 : bit;

begin

C(0)

<u>U5</u>

& <u>C(1)</u>

```
U1 : XOR_GATE port map(A(0),A(1),I1);
U2 : XOR_GATE port map(I1,A(2),C(0));
U3 : NAND_GATE port map(A(0),A(1),I2);
U4 : NAND_GATE port map(A(2),I1,I3);
U5 : NAND_GATE port map(I2,I3,C(1));
end STRUCTURAL;
```

TSTE12 Design of Digital Systems, Lecture 2

2023-08-29 20

VHDL Architecture declaration

U1

U3

&

=1

A(0)

U2

=1

12

• Describes whats inside the entity

architecture ARCHITECTURE_NAME of ENTITY_NAME is

- -- Architecture declaration section
- -- types, subtypes, constants, subprograms, components
- -- Signals declared here (NO variables)


begin

-- concurrent statements

end ARCHITECTURE_NAME;



2023-08-29 21



TSTE12 Design of Digital Systems, Lecture 2

```
2023-08-29 22
```

VHDL Architecture, sequential code

- Behavioral description
 - Map input to output
- Sequential code using a process
- Not clear how it would be implemented
 - Should a counter and adder be used?

```
architecture ALGORITHMIC of ONES_CNT is
begin
  process(A)
    variable NUM: INTEGER range 0 to 3;
  begin
    NUM := 0;
    for I in 0 to 2 loop
      if A(I) = '1' then
        NUM := NUM + 1;
      end if;
    end loop;
    case NUM is
      when 0 => C <= "00";
      when 1 => C <= "01'';
      when 2 => C <= "10"
      when 3 => C <= "11";
    end case;
  end process;
end ALGORITHMIC;
```



2023-08-29 23

2023-08-29 24


Examples so far

- Three types of examples so far
 - Basic logic gates (boolean equations)
 - Flipflop (very simple small process) previous lecture
 - Interconnect gates and flipflops using structure
- Should now be able to create small designs
 - Still manual steps (create Karnoughmaps, state graphs)
 - Not using the power of the language and synthesis tools

TSTE12 Design of Digital Systems, Lecture 2

VHDL Basics

- Character set: 7-bit ASCII (extended in 1993)
 - Avoid strange character (e.g. å, ä, ö etc.)
- Terminate statements with ;
 - It is not separating statements, it is ending a statement
- Identifiers (names)
 - Start with a letter
 - Include only letters, digits and isolated _
 - Last character must be a digit or a letter
 - No case sensitivity




2023-08-29 26

TSTE12 Design of Digital Systems, Lecture 2

VHDL Bit strings

- Special case of strings
 - Base specifier can be used
 - B (binary), O (octal), X (hexadecimal)
 - Examples (different values)
 - B"101101101", "11101011101", X"DE"
- Viewed as string of bits, has no associated value
 - Example: X"C" is viewed as "1100"






2023-08-29 28


VHDL Data Types

- Strictly enforced data types (strongly typed language)
 - No automatic translation between types
 - Not allowed to mix datatypes in expressions
 - Helps avoid programming errors
 - Can create your own data types
- Subtypes
 - Type plus constraint
 - Limit the set of allowed values
 - Example: Natural is a subtype of integers





Defined enumerations		
<pre>type boolean is (FALSE, TRUE); type bit is ('0', '1'); type character is (NUL,SOH,STX,ETX,EOT,ENQ,ACK,BEL,BS,HT,LF,VT,FF,CR,SO,SI, DLE,DC1,DC2,DC3,DC4,NAK,SYN,ETB,CAN,EM,SUB,ESC,FSP,GSP,RSP,USP, ' '!',''','#','\$','&','&',''(',')','*','+',',','-','.','/', '0','1','2','3','4','5','6','7','8','9',':',';','<','=','>','?', '0','1','2','3','4','5','6','7','8','9',':',';','<','=','>','?', '0','1','2','3','4','5','6','7','8','9',':',';','<','=','>','?', '0','A','B','C','D','E','F','G','H','I','J','K','L','M','N','0', 'P','Q','R','S','T','U','V','W','X','Y','Z','[','\',']','^','_', '1','a','b','c','d','e','f','g','h','i','j','K','1','m','n','o', 'p','q','r','s','t','u','V','W','X','Y','Z','{','','}','',DEL); type severity_level is (NOTE, WARNING, ERROR, FAILURE);</pre>		
• Predefined operations (and, or, etc.) exist for bit and bo	oolean	




2023-08-29 32

Numeric Data types


- Integers
 - Range is implementation dependent
 - Minimum 32 bits (-2147483647 to 21483647)
 - Subtypes usually used to catch errors and help synthesis
- Real
 - Range is implementation dependent (at least 32 bits)
 - This range is to small for many simulation purposes (e.g. communication systems)





TSTE12 Design of Digital Systems, Lecture 2	2023-08-29	34
VHDL Physical Data Types		
 type Time is range ##### units fs; ps = 1000fs; ns = 1000ps; us = 1000ns; end units; 		
• Physical types are based on a minimal step (fs in the example above)		
• Only time is predefined		
 Time values must be integer multiples of the base unit. E.g. 0.5 fs exist 	does not	

2023-08-29 33




2023-08-29 36

VHDL Data Types

- Record: combines elements of different types
 - Type date is record
 - Day : integer range 1 to 31;
 - Month : month_name;
 - Year : integer range 0 to 3000;
 - End record;
- Access: dynamic storage (linked lists, tress etc.)
 - Not covered in this course
 - Only for simulation, no possible direct translation to hardware





2023-08-29 38

VHDL Data Objects

- Constants
 - Specified at compile time, never change value during simulation
 - Both value and type must be specified
- Variables
 - Current value can be changed, used in sequential code
- Signals
 - Objects with time dimension. Assignments does not affect the current value, so current value can not be changed



2023-08-29 39

VHDL Signals and Variables

- Declared in different places
 - Signals: ports on entitys, in architecture declaration
 - Variables: in processes and subprograms (functions and procedures)
- Both start with the leftmost value specified otherwise.
- Examples
 - Variable REG1: BIT_vector(15 downto 0) := X"F5A2";
 - Signal Value: bit_vector(5 to 7) := "011";

TSTE12 Design of Digital Systems, Lecture 2


2023-08-29 40

VHDL intial value, advanced version

• Example

Variable ROM_A : ROM_TYPE(0 to 7) := (0 => X"FFFF_FFF", 5=> X"2222_CCCC", others=> X"0000_0000");

- Example shows matrix initialization with an aggregate
 - All rows in the ROM_A has value "00000000" except 0 and 5 $\,$
 - Efficient way to enter large number of values to vector/array elements.
- Example: Set a bit_vector to all 0: REG1 <= (others => '0');



TSTE12 Design of Digital Systems, Lecture 2	2023-08-29	42
VHDL Signal Attributes		
'active – transaction in current simulation cycle (update, may be previous value)	e same value as	
'event – event in current simulation cycle (new value, different value)	from previous	
 Commonly used to detect clock edges (see flipflop model) 'stable(tval) – no events (last tval time units) 		
'quit(tval) – no transaction for tval time units		
'last_active – how long time since last change		
'delayed – value of signal delayed		

TSTE12 Design of Digital Systems, Lecture	2	2023-08-29 43
VHDL Oper	rators	
** abs not * / mod rem	(highest precedence)	
+ - + - & = /= < <= > >= and or nand nor xor	(signing) (lowest precedence)	 Equal Not equal to Greater then Greater than or equal Less than
• Equal precedence		<= Less than or equal
 A OR B AND C = All associative exception 		
- (X1 nand X2) nar	nd X3 \neq X1 nand (X2 nand X3) \neq not (X1 and X2 and X3)

TSTE12 Design of Digital Systems, Lecture 2	2023-08-29 44
VHDL Operators, cont.	
 Comparisons and +, -, & must have same base ty objects 	ype for both
 No type casting is done 	
• Operator & is concatenating one-dimensional ar	rays
 Mod and rem only works with integers 	
• Physical data can be multiplied by real or intege	er
 E.g. double a delay by time*2 	
• ** is the exponential operator, abs is the absolute	e value operator
• Logic not operator only works on bit and boolean	n

Sequential vs Concurrent code

- Sequential code is the common programmers view on programs
 - Single point of control, executing one statement after another
- Concurrent code
 - All statements computed at the same time
 - No way to know in which order a sequential computer executes statements
- The architecture body contains only concurrent code
- The process, functions and procedures contains only sequential code

TSTE12 Design of Digital Systems, Lecture 2

2023-08-29 46

Concurrent assignment


LABEL: SIGNAL_NAME <= [transport] WAVEFORM1 when CONDITION1 else WAVEFORM2 when CONDITION2 else

WAVEFORMn when CONDITIONn else WAVEFORMq;

- Can also be described by sequential signal assignment in a process
- Example: C <= A or B;</pre>
- Transport will be discussed later



2023-08-29 47



TSTE12 Design of I	Digital Systems, Lecture 2
--------------------	----------------------------


2023-08-29 48

Assert statement

- Only way to get a text message to the user of the code
 - Used mainly for error detection Assert Boolean_EXPRESSION Report "Message_string" Severity SEVERITY_LEVEL
- If expression is false then report. Severity levels are note, warning, error, failure
 - Simulation may stop depending on settings
- Concurrent version allows a label in front

LABEL: assert Boolean_EXPRESSION






2023-08-29 50

Process statements, cont.

- $\mbox{\cdot}$ Can combine process statements with structural code in the same architecture
- \bullet Processes without a sensitivity list will automatically restart at the end of a process
 - Must have some way to stop simulation/wait some time to avoid an infinite loop (simulation appear to be hanged)
- Processes can not both have a sensitivy list and wait statements in the same process





Sequential control statements: wait

- Used in processes and subprograms
- Examples

wait on x,y until z=0 for 100 ns;

-- wait until event on x or y while $z \neq 0$ or max 100 ns)

wait for 100 ns;

wait on a,b,c; -- wait for at least one event on a, b or c

wait until z=0;

wait; -- infinite wait



2023-08-29 53

```
Sequential control: if

if CONDITION1 then

-- sequence of statements 1

elsif CONDITION2 then

-- sequence of statements 2

-- any number of elsif clauses

else
```

-- last sequence of statements end if;

- Indentation not important (not like python)
- CONDITION must return boolean (not enough with a bit)

TSTE12 Design of Digital Systems, Lecture 2

TSTE12 Design of Digital Systems, Lecture 2


2023-08-29 54

Sequential control: case

```
case EXPRESSION is
```

when CHOICE1 => -- sequence of statements1
when CHOICE2 => -- sequence of statements 2
when others => -- last sequence of statements
end case;

- All possible choices must be covered once
 - Others catch all choices not covered earlier
- Choices may be a list (e.g., when 0|1|2 =>)



2023-08-29 56

TSTE12 Design of Digital Systems, Lecture 2

Various statements

Null

• Used to complete syntax requirement, e.g. in case statements when a choice should not do anything.



TSTE12 Design of Digital Systems, Lecture 2	2023-08-29 57
Subprograms	
 Functions and procedures 	
 Declared in declaration region of architectu other subprograms. 	re, process, block, or
• Variables are dynamic (initialized at every c	all)
• Functions	
- Always returns a value (must be used in	an expression)
- Never modifies its parameters (all param	neters are inputs)
 No side effects allowed 	
- Can not contain wait statements	

2023-08-29 58

Functions

function FUNCTION_NAME (FORMAL_PARAMETER_DECLARATIONS)
return RETURN_TYPE is
 -- constant and variable declarations (NO signals)
begin
 -- sequential statements
 return (RETURN_VALUE);
end FUNCTION_NAME;

• Must always return a defined value



Procedures	
ribeeddres	
procedure PROCEDURE_NAME	
(FORMAL_PARAMETER_DECLARATIONS)	
Procedure declaration part	
constant and variable declarations (NO signals))
begin	
sequential statements	
end PROCEDURE_NAME;	
• Formal parameters can be in, out, or inout (defa	ult in)
\bullet May contain wait statements (but not if called fr	com a function)
• Procedures can modify its formal parameters (n	o return value)

2023-08-29 60

Next Lecture

- Introduction to lab equipment and lab 1 requirements
 - Testbench
- Timing and signal functionality



