# Written Test <br> TSTE80, Analog and Discrete-time Integrated Circuits 

| Date | January 11, 2002 |
| :--- | :--- |
| Time: | $8-12$ |
| Max. no of points: | $70 ;$ <br> 40 from written test, <br> 15 for project, and 15 the assignment. |
| Grades: | 30 for 3,42 for 4, and 56 for 5. |
| Allowed material: | All types of calculators except Lap Tops. All types of <br> tables and handbooks. The textbook Johns \& Martin: <br> Analog Integrated Circuit Design |
| Examiner: | Lars Wanhammar. |
| Responsible teacher: | Robert Hägglund. <br> Tel.: $0705-485688$. |
| Correct (?) solutions: $:$Solutions and results will be displayed in House B, <br> entrance $25-27$, ground floor. |  |

## Student's Instructions

The CMOS transistor operation regions, small signal parameters, and noise characteristics are found on the last page of this test.

Generally, do not just answer yes or no to a short question. You always have to answer with figures, formulas, etc., otherwise no or fewer points will be given.

Basically, there are few numerical answers to be given in this test.
You may write down your answers in Swedish or English.

## Solutions

## 1. Large-signal analysis

a) Determine the operation regions of the transistors.

To be able to have a current much larger than zero, the transistor $M_{1}$ must be on. When this transistor is on it will start to operate in saturation region. Hence, the transistor $M_{1}$ is operating in the saturation region.
For the current $I_{o u t}$ to be much larger than zero, non of the transistors, $M_{2}$ and $M_{3}$ can be operating in cut-off since no (or very small) current is flowing through the transistors. Hence, the transistors are either operating in the saturation region or in the linear region. For a transistor that is biased in the saturation region the following inequalities must be met

$$
\begin{equation*}
V_{D S}>V_{G S}-V_{T H}>0 \tag{1.1}
\end{equation*}
$$

In the case of transistor $M_{3}$ this means that

$$
\begin{equation*}
V_{o u t}-V_{x}>V_{1}-V_{x}-V_{T H}>0 \tag{1.2}
\end{equation*}
$$

where the left inequality is simplified to $V_{o u t}>V_{1}-V_{T H}$. Hence, since the circuit is designed to have $V_{1}=V_{o u t}$ this inequality holds and the transistor operates in the saturation region. This is also due to the fact the transistor is on. The right inequality is expressed as

$$
\begin{equation*}
V_{x}<V_{1}-V_{T H} \tag{1.3}
\end{equation*}
$$

for the transistor to be on.
For the transistor $M_{2}$ Eq. (1.1) is simplified to

$$
\begin{equation*}
V_{x}>V_{1}-V_{T H} \tag{1.4}
\end{equation*}
$$

Comparing Eq. (1.3) and Eq. (1.4) yields a contradiction and since $M_{3}$ is on Eq. (1.3) must hold and then Eq. (1.4) is not correct. Hence, transistor $M_{2}$ must operate in the linear (triode) region.
b) Derive the voltage at node $V_{x}$.

The current through transistor $M_{3}$ is expressed as

$$
\begin{equation*}
I_{3}=\alpha \cdot\left(V_{G S}-V_{T H}\right)^{2}=\alpha \cdot\left(V_{1}-V_{x}-V_{T H}\right)^{2} \tag{1.5}
\end{equation*}
$$

when the channel-length modulation is ignored. The current through transistor $M_{2}$ is

$$
\begin{align*}
& I_{2}=2 \alpha\left[\left(V_{G S}-V_{T H}\right) V_{D S}-\frac{V_{D S}^{2}}{2}\right]= \\
& 2 \alpha\left[\left(V_{1}-V_{T H}\right) V_{x}-\frac{V_{x}^{2}}{2}\right] \tag{1.6}
\end{align*}
$$

Using KCL yields $I_{2}=I_{3}$. Hence,

$$
\begin{equation*}
2 \alpha\left[\left(V_{1}-V_{T H}\right) V_{x}-\frac{V_{x}^{2}}{2}\right]=\alpha \cdot\left(V_{1}-V_{x}-V_{T H}\right)^{2} \tag{1.7}
\end{equation*}
$$

$V_{1}=2 V_{T H}$ is given in the exercise which yields

$$
\begin{equation*}
\alpha\left[2 V_{T H} V_{x}-V_{x}^{2}\right]=\alpha \cdot\left(V_{T H}-V_{x}\right)^{2} \tag{1.8}
\end{equation*}
$$

Hence,

$$
\begin{equation*}
2 V_{T H} V_{x}-V_{x}^{2}=V_{T H}^{2}+V_{x}^{2}-2 V_{x} V_{T H} \tag{1.9}
\end{equation*}
$$

Solving for $V_{x}$ yields,

$$
\begin{equation*}
2 V_{x}^{2}-4 V_{x} V_{T H}+V_{T H}=0 \tag{1.10}
\end{equation*}
$$

and

$$
\begin{equation*}
V_{x}=V_{T H} \pm V_{T H}(1 / \sqrt{2}) . \tag{1.11}
\end{equation*}
$$

The solution with a plus sign is a false solution since this leads to transistor $M_{3}$ is cut off ( $V_{G S}<V_{T H}$ ). Hence,

$$
\begin{equation*}
V_{x}=\left(1-\frac{1}{\sqrt{2}}\right) V_{T H} \tag{1.12}
\end{equation*}
$$

## 2. Small-signal analysis

a) Sketch the small signal model of the circuit.

The circuit is a common source amplifier with a degeneration resistance at the source. This extra resistance can either be used in the circuit or it occurs due to the parasitic resistances in the ground. The equivalent small signal model of the amplifier is shown in Figure 2.1.


Figure 2.1 A small signal equivalent of the source degenerated amplifier.
b) Derive the DC gain of the circuit.

The DC gain is derived using nodal analysis in the nodes $V_{s}$ and $V_{\text {out }}$ which yields the following system of equations

$$
\begin{align*}
& g_{m 1}\left(V_{i n}-V_{s}\right)-g_{m b s 1} V_{s}+g_{d s 1}\left(V_{\text {out }}-V_{s}\right)-G_{p} V_{s}=0  \tag{2.1}\\
& g_{m 1}\left(V_{\text {in }}-V_{s}\right)-g_{m b s 1} V_{s}+g_{d s 1}\left(V_{\text {out }}-V_{s}\right)+V_{\text {out }} G_{L}=0 \tag{2.2}
\end{align*}
$$

Solving for $V_{s}$ in (2.1) yields

$$
\begin{equation*}
V_{s}=\frac{g_{m 1} V_{i n}+g_{d s 1} V_{o u t}}{g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}} \tag{2.3}
\end{equation*}
$$

Inserting (2.3) into (2.2) yields

$$
V_{i n}\left(g_{m 1}-\frac{g_{m 1}\left(g_{m 1}+g_{m b s 1}+g_{d s 1}\right)}{g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}}\right)+V_{o u t}\left(g_{d s 1}+G_{L}-\frac{g_{d s 1}\left(g_{m 1}+g_{m b s 1}+g_{d s 1}\right)}{g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}}\right)=0
$$

which is simplified to

$$
V_{i n} \frac{g_{m 1} G_{p}}{g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}}+V_{\text {out }} \frac{g_{d s 1} G_{p}+G_{L}\left(g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}\right)}{g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}}=0
$$

and the transfer functions is then

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=-\frac{g_{m 1} G_{p}}{g_{d s 1} G_{p}+G_{L}\left(g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}\right)} \tag{2.4}
\end{equation*}
$$

which also is the DC gain of the circuit. If the $R_{p}$ is very small it means that $G_{p}$ is large. Hence, the transfer function can then be approximated to

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=-\frac{g_{m 1}}{g_{d s 1}+G_{L}} \tag{2.5}
\end{equation*}
$$

which is the expression for the DC gain of a common-source amplifier without the resistance $R_{p}$.
c) Derive the output resistance.

The output resistance is derived by adding a voltage source at the output of
the circuit with the value $V_{o u t}$. Then compute the current delivered by the voltage source under the assumption that the input sources are zeroed, Using nodal analysis in the nodes $V_{s}$ and $V_{\text {out }}$ yields

$$
\begin{align*}
& -\left(g_{m 1}+g_{m b s 1}\right) V_{s}+g_{d s 1}\left(V_{\text {out }}-V_{s}\right)-V_{s} G_{p}=0  \tag{2.6}\\
& -\left(g_{m 1}+g_{m b s 1}\right) V_{s}+g_{d s 1}\left(V_{\text {out }}-V_{s}\right)+V_{\text {out }} G_{L}-I_{\text {out }}=0 \tag{2.7}
\end{align*}
$$

From (2.6) the voltage at node $V_{s}$ can be solved

$$
\begin{equation*}
V_{s}=\frac{g_{d s 1}}{g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}} V_{\text {out }} \tag{2.8}
\end{equation*}
$$

Inserting (2.8) into (2.7) yields

$$
\begin{equation*}
\left(g_{d s 1}+G_{L}-\frac{g_{d s 1}\left(g_{m 1}+g_{m b s 1}+g_{d s 1}\right)}{g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}}\right) V_{o u t}=I_{o u t} \tag{2.9}
\end{equation*}
$$

which can be expressed as

$$
\begin{equation*}
\frac{V_{\text {out }}}{I_{\text {out }}}=\frac{g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}}{g_{d s 1} G_{p}+G_{L}\left(g_{m 1}+g_{m b s 1}+g_{d s 1}+G_{p}\right)} \tag{2.10}
\end{equation*}
$$

## 3. Noise analysis

a) Compute the equivalent input referred thermal noise spectral density generated by the amplifier.
The noise spectrum at the output is given by the squared transfer function from the noise source to the output times the noise source spectral density

$$
\begin{equation*}
S_{\text {out }}(f)=\left|H_{1}\right|^{2} S_{1}(f)+\left|H_{2}\right|^{2} S_{2}(f) \tag{3.1}
\end{equation*}
$$

where $H_{1}$ in this case is the transfer function from the gate of transistor $M_{1}$ to the output and $H_{2}$ is the transfer function from the gate of transistor $M_{2}$ to the output. To compute the input referred spectral density the output referred spectral density is divided by the squared transfer function from the input to the output. Hence,

$$
\begin{equation*}
S_{\text {in }}(f)=\frac{S_{\text {out }}(f)}{\left|H_{1}\right|^{2}}=S_{1}(f)+\frac{\left|H_{2}\right|^{2}}{\left|H_{1}\right|^{2}} S_{2}(f) \tag{3.2}
\end{equation*}
$$

The transfer functions equal

$$
\begin{equation*}
H_{1}=\frac{g_{m 1}}{g_{d s 1}} \frac{g_{m 2}}{g_{d s 2}+s C_{L}} \tag{3.3}
\end{equation*}
$$

and

$$
\begin{equation*}
H_{2}=\frac{g_{m 2}}{g_{d s 2}+s C_{L}} \tag{3.4}
\end{equation*}
$$

The equivalent input referred spectral density for the thermal noise
generated by the amplifier is

$$
\begin{equation*}
S_{i n}(f)=\frac{8 k T}{3} \frac{1}{g_{m 1}}+\frac{8 k T}{3} \frac{1}{g_{m 2}}\left(\frac{g_{d s 1}}{g_{m 1}}\right)^{2}=\frac{8 k T}{3 g_{m 1}}\left(1+\frac{g_{d s 1}^{2}}{g_{m 1} g_{m 2}}\right)(3 . \tag{3.5}
\end{equation*}
$$

b) The effect of the noise spectral density

The small-signal parameters can be expressed as a function of the design parameters in the following way

$$
\begin{equation*}
g_{m} \propto \sqrt{2 K \frac{W}{L} I_{D}} \tag{3.6}
\end{equation*}
$$

and

$$
\begin{equation*}
g_{d s}=\lambda I_{D} \tag{3.7}
\end{equation*}
$$

Hence, the spectral density can be expressed as

$$
\begin{equation*}
S_{i n}(f)=\frac{8 k T}{3 \sqrt{2 K \frac{W_{1}}{L_{1}} I_{\text {bias } 1}}}\left(1+\frac{\lambda_{1}^{2} I_{\text {bias } 1}^{3 / 2}}{\sqrt{2 K \frac{W_{1}}{L_{1}} 2 K \frac{W_{2}}{L_{2}} I_{\text {bias } 2}}}\right) \tag{3.8}
\end{equation*}
$$

The DC gain is expressed as

$$
\begin{equation*}
A_{0}=\frac{\sqrt{2 K \frac{W_{1}}{L_{1}}} \sqrt{2 K \frac{W_{2}}{L_{2}}}}{\lambda_{1} \lambda_{2} \sqrt{I_{\text {bias } 1} I_{\text {bias } 2}}} \tag{3.9}
\end{equation*}
$$

and the first pole

$$
\begin{equation*}
p_{1}=\frac{g_{d s 2}}{C_{L}}=\frac{\lambda_{2} I_{b i a s 2}}{C_{L}} \tag{3.10}
\end{equation*}
$$

Making the widths of the transistors twice as wide yield
decreased spectral density by a factor of about $\sqrt{2}$, increased DC gain by a factor of 2 and the first pole will not be changed.
Decreasing the currents to half their original value yield
increased spectral density by a factor of about $\sqrt{2}$ since the first term in (3.8) is the dominating term since $g_{d s}<g_{m}$. The DC gain is increased by a factor 2 . and the first pole is decreased by a factor of 2 .

## 4. Switched-capacitor circuit analysis

a) Compute the output voltage in the Z-domain.

The negative plate of the capacitors are assumed to be connected to the input of the active device (OTA). In the first clock cycle we have that
$q_{1}(t)=V_{\text {in }}(t) C_{1}, q_{2}(t)=0, q_{3}(t)=C_{3}\left(V_{\text {out }}(t)-V_{\text {os }}\right)$.
In the clock cycle $t+\tau$
$q_{1}(t+\tau)=-V_{o s} C_{1}, q_{2}(t+\tau)=C_{2}\left(V_{\text {out }}(t+\tau)-V_{o s}\right)$,
$q_{3}(t+\tau)=C_{3}\left(V_{\text {out }}(t+\tau)-V_{o s}\right)$.
and in clock cycle $t+2 \tau$
$q_{1}(t+2 \tau)=V_{i n}(t+2 \tau) C_{1}, q_{2}(t+2 \tau)=0$,
$q_{3}(t+2 \tau)=C_{3}\left(V_{\text {out }}(t+2 \tau)-V_{\text {os }}\right)$
The charge conservation equations are

$$
\begin{align*}
& -q_{1}(t)-q_{2}(t)-q_{3}(t)=-q_{1}(t+\tau)-q_{2}(t+\tau)-q_{3}(t+\tau)  \tag{4.1}\\
& q_{3}(t+\tau)=q_{3}(t+2 \tau) \tag{4.2}
\end{align*}
$$

Equation (4.2) yields that $V_{\text {out }}(t+2 \tau)=V_{\text {out }}(t+\tau)$.Further, (4.1) together with the former result yield
$-V_{\text {in }}(t) C_{1}-C_{3}\left(V_{\text {out }}(t)-V_{\text {os }}\right)=V_{o s} C_{1}-C_{2}\left(V_{\text {out }}(t+2 \tau)-V_{\text {os }}\right)-C_{3}\left(V_{\text {out }}(t+2 \tau)-V_{\text {os }}\right)$
Some simplifications give
$V_{\text {in }}(t) C_{1}+C_{3} V_{\text {out }}(t)=-V_{\text {os }}\left(C_{1}+C_{2}\right)+\left(C_{2}+C_{3}\right) V_{\text {out }}(t+2 \tau)$
Performing a Z transformation yields
$V_{\text {out }}(z)\left(\left(C_{2}+C_{3}\right) z-C_{3}\right)=V_{\text {in }}(z) C_{1}+V_{\text {os }}\left(C_{1}+C_{2}\right)$
and the output voltage is expressed as

$$
\begin{equation*}
V_{\text {out }}(z)=\frac{C_{1}}{C_{2}+C_{3}} \frac{1}{z-\frac{C_{3}}{C_{2}+C_{3}}}\left(V_{\text {in }}+V_{o s}\left(1+\frac{C_{2}}{C_{1}}\right)\right) \tag{4.3}
\end{equation*}
$$

b) Is the circuit insensitive to parasitics?

The circuit together with the parasitics introduced by the switches and the top and bottom plate is shown in


Figure 4.1 SC circuit with capacitive parasitics.
$C_{p a}$ does not change the transfer function since it is connected to the input source.
$C_{p b}$ is connected to the input source in $\phi_{1}$ and discharged in $\phi_{2}$. Hence, not changing the transfer function.
$C_{p c}, C_{p f}$ Connected between ground and ground or ground and virtual ground. Not changing the transfer function.
$C_{p d}, C_{p e}$ Connected between ground and ground and not changing the transfer function.
$C_{p g}$ Connected between virtual ground and ground and thereby not changing the transfer function.
$C_{p h}$ Ground- ground or ground- OTA output. Not changing the transfer function.
$C_{p i}, C_{p j}$ connected between ground and to the output of the amplifier.
Hence not changing the transfer function.
The circuit is insensitive to capacitive parasitics.

## 5. A mixture of questions

a) Compare fully differential vs. single-ended circuit.

Fully differential circuits are less sensitive to noise introduced in the power supplies. In an amplifier circuit the gain in a fully differential circuit is twice as large as in the single-ended counterpart.
Single-ended circuit have the benefit of not requiring a common-mode feedback circuit, which can be one of the thoughest circuits to be designed, depending on the requirements of the circuit.
b) Compute the transfer function of the opamp circuit.

Introducing two new voltages. $V_{\text {neg }}$ is the voltage at the opamps negative input and $V_{x}$ is the voltage at the output of opamp 1.
The voltage at the output is given by

$$
\begin{equation*}
V_{\text {out }}=\left(V_{x}-V_{\text {neg }}\right) A_{2} \tag{5.1}
\end{equation*}
$$

and the voltage at $V_{x}$ is given by

$$
\begin{equation*}
V_{x}=-V_{n e g} A_{1} \tag{5.2}
\end{equation*}
$$

Furthermore, the current through the resistor $R$ should be equal to the current through the capacitor $C$. Hence,

$$
\begin{equation*}
\frac{V_{\text {in }}-V_{\text {neg }}}{R}=\left(V_{\text {neg }}-V_{\text {out }}\right) s C \tag{5.3}
\end{equation*}
$$

Using (5.1) in combination with (5.2) yields

$$
\begin{equation*}
V_{n e g}=-\frac{V_{\text {out }}}{\left(A_{1}+1\right) A_{2}} \tag{5.4}
\end{equation*}
$$

inserting this equation into (5.3) yields

$$
\begin{equation*}
\frac{V_{\text {in }}}{R}=-V_{\text {out }}\left(\frac{1}{A_{2}\left(A_{1}+1\right)}\left(\frac{1}{R}+s C\right)+s C\right) \tag{5.5}
\end{equation*}
$$

Hence,

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{1}{R} \frac{1}{s C+\frac{1}{A_{2}\left(A_{1}+1\right)}\left(\frac{1}{R}+s C\right)}=\frac{1}{s R C+\frac{1+s R C}{A_{2}\left(A_{1}+1\right)}}(5 \tag{5.6}
\end{equation*}
$$

Which is an integrator when the gain of the amplifiers are large.
c) Compute CMR and OR of the circuit.

The common-mode range is given by

$$
\begin{align*}
& V_{i n m i n}=V_{d s s a t, 5}+V_{g s, 1} \propto \sqrt{\frac{I_{D 5}}{\alpha_{5}}}+\sqrt{\frac{I_{D 1}}{\alpha_{1}}}+V_{T H 1}  \tag{5.7}\\
& V_{\text {inmax }}=V_{D D}-V_{d s s a t, 3}-V_{d s s a t, 1}+V_{g s, 1}= \\
& V_{D D}-\sqrt{\frac{I_{D 3}}{\alpha_{3}}}+V_{T H 1} \tag{5.8}
\end{align*}
$$

The output range is given by

$$
\begin{align*}
& V_{\text {outmin }}=V_{g s 11}+V_{g s 9}-V_{g s 8}+V_{d s 8}= \\
& \sqrt{\frac{I_{D 11}}{\alpha_{11}}}+V_{T H 11}+\sqrt{\frac{I_{D 9}}{\alpha_{9}}}+V_{T H 9}-V_{T H 8}  \tag{5.9}\\
& V_{\text {outmax }}=V_{D D}-V_{d s s a t, 4}-V_{d s s a t, 6}= \\
& V_{D D}-\sqrt{\frac{I_{D 4}}{\alpha_{4}}}-\sqrt{\frac{I_{D 6}}{\alpha_{6}}} \tag{5.10}
\end{align*}
$$

d) Derive the minim DC current required fro the amplifier.

An RC circuit have to following charging time for linear settling

$$
\begin{equation*}
V_{\text {out }}=V_{\text {step }} A_{0}\left(1-e^{-\frac{t}{R_{\text {out }} C_{L}}}\right) \tag{5.11}
\end{equation*}
$$

The maximum slope of the circuit is the time derivative of the output voltage.

$$
\begin{equation*}
\max \left\{\frac{d V_{\text {out }}}{d t}\right\}=\frac{V_{\text {step }} A_{0}}{R_{\text {out }} C_{L}} \tag{5.12}
\end{equation*}
$$

If linear settling is required no slew rate limitation is to occur. The slew rate of the amplifier is given by

$$
\begin{equation*}
S R=\frac{I_{\text {outmax }}}{C_{L}}=\frac{2 I_{D 4}}{C_{L}} \tag{5.13}
\end{equation*}
$$

where $I_{D 4}$ is the DC current of the amplifier. Hence, $I_{D 4}$ must be larger than

$$
\begin{equation*}
I_{D 4}>\frac{V_{\text {step }} A_{0}}{2 R_{\text {out }}} \tag{5.14}
\end{equation*}
$$

for no slew rate limiting.
6. Extra exercise for students that have taken the course before 2002
a) Determine the gain and the poles of the circuit.

The gain and poles can be determined from the equivalent small signal scheme, ESSS, shown in Figure 6.1

The conductances $g_{d s 1}$ and $g_{d s 3}$ are parallel to $g_{d s 2}$ and $g_{d s 4}$ respectively.

Using nodal analysis in nodes $V_{x}$ and $V_{\text {out }}$ give


Figure 6.1 ESSS for the circuit. the following equations.

$$
\begin{align*}
& g_{m 2}\left(V_{x}-V_{\text {in }}\right)+V_{x}\left(g_{d s 1}+g_{d s 2}+s C_{g s 4}\right)=0  \tag{6.1}\\
& g_{m 4} V_{x}+V_{\text {out }}\left(g_{d s 3}+g_{d s 4}+s C_{L}\right)=0 \tag{6.2}
\end{align*}
$$

Solving for $V_{x}$ in Eq. (6.2) and inserting it in Eq. (6.1) gives the transfer function of the circuit according to

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{-g_{m 4}}{g_{d s 3}+g_{d s 4}+s C_{L}} \cdot \frac{g_{m 2}}{g_{m 2}+g_{d s 1}+g_{d s 2}+s C_{g s 4}} \tag{6.3}
\end{equation*}
$$

From the Eq. (6.3) we can identify the gain and the poles since $C_{L}{ }^{»} C_{g s 4}$.

$$
\begin{aligned}
& A_{0}=\frac{-g_{m 4}}{g_{d s 3}+g_{d s 4}} \cdot \frac{g_{m 2}}{g_{m 2}+g_{d s 1}+g_{d s 2}} \approx \frac{-g_{m 4}}{g_{d s 3}+g_{d s 4}} \propto \frac{L_{3}}{L_{3}+L_{4}} \sqrt{\frac{W_{4} L_{4}}{I_{D 4}}} \\
& p_{1}=\frac{g_{d s 3}+g_{d s 4}}{C_{L}} \\
& p_{2}=\frac{g_{m 2}+g_{d s 1}+g_{d s 2}}{C_{g s 4}}
\end{aligned}
$$

b) Explain the use of each building block.

Transistors M1 and M2 are a Common-Drain gain stage that has the gain of approximately unity. This stage is used as a level shifter so that voltages
lower than $V_{T}$ can be used as input (compare with just one common source stage).
Transistors M3 and M4 are a Common-Source stage that amplifies its input signal.
c) How do we increase the unity-gain frequency without increasing the total power dissipation? What will then happen with the gain of the circuit?
The unity-gain frequency for a system with well separated poles is determined by $\omega_{u} \approx A_{0} p_{1}$. Using this relation together with Eq. and Eq. give

$$
\begin{equation*}
\omega_{u} \approx \frac{g_{m 4}}{C_{L}} \propto \sqrt{\frac{W_{4}}{L_{4}} I_{D 4}} \tag{6.4}
\end{equation*}
$$

The unity-gain frequency can be increased without increasing the power consumption by increasing either $W_{4}$ or decreasing $L_{4}$.
An increased $W_{4}$ will increase the DC-gain, $A_{0}$.
A decreased $L_{4}$ will either increase or decrease the gain depending of the size of $L_{3}$. If length of the transistors M3 and M4 are equal then will a decreasing length equal a lower DC-gain.
d) How do we increase the output swing without changing the unity-gain frequency? What will happen with the gain of the circuit?
The output swing is

$$
\begin{align*}
& V_{o u t, \text { min }}=V_{d s 4}=V_{e f f 4}=\sqrt{\frac{I_{D 4} L_{4}}{K_{4}^{\prime} W_{4}}}  \tag{6.5}\\
& V_{\text {out, max }}=V_{d d}-V_{s d 3}=V_{d d}-V_{e f f 3}=V_{d d}-\sqrt{\frac{I_{D 3} L_{3}}{K_{3}^{\prime} W_{3}}} \tag{6.6}
\end{align*}
$$

The output swing can be increased by either increasing the size of $W_{3}$ or decreasing $L_{3}$, we must also adjust the bias voltage of M3 so the current through M3 is not changed.
An increased $W_{3}$ increases $g_{m 3}$ which will increase the gain of the commondrain building block and thereby the gain of the circuit. This increased gain will be a weak function of the transistor width.
A decreased $L_{3}$ will by the same argument decrease the gain. Do not forget that the output conductance of the transistors is proportional to the inverse of the transistor length.

