## Written Test TSTE80, Analog and Discrete-time Integrated Circuits

Date J anuary 18, 2000
Time: 9-13
Place: T2
Max. no of points: 100;
80 from written test,
15 for project, and 5 for oral test.
Grades: $\quad 36$ for 3,52 for 4 , and 68 for 5.
Allowed material: Tables as "Physics Handbook", "Beta", "TeF yMa", "Digitala Kretsar - F ormula", etc., are allowed but no text books as for exampleJ ohns \& Martin "Analog Integrated Circuit Design". Pocket calculators are (of course) allowed but no laptops or similar.

Examiner: Lars Wanhammar.
Responsible teacher: J.J acob Wikner.
Tel.: 070-591 5938.
Correct (?) solutions: Solutions and results will be displayed J anuary 28 in House B, entrance 29, 2nd floor and on the Internet.

## Solutions

a) - The filter specification

Compare with exercise 2.7.
LDI-transformation gives

$$
s=s_{0} \cdot \frac{z-1}{z^{1 / 2}}
$$

where $s_{0}$ is a normalizing constant.
Choose in the referencefilter specification that

$$
\omega_{0}=2 \pi \cdot 1.104 \times 10^{6} \mathrm{rad} / \mathrm{s}
$$

Derive the normal izing constant as

$$
\begin{aligned}
s_{0} & =\frac{\omega_{0}}{2 \sin \frac{\Omega_{c}}{2}}= \\
& =\frac{2 \pi \cdot 1.104 \times 10^{6}}{2 \pi \cdot \frac{1.104}{32 \cdot 1.104}} \approx 35.4 \mathrm{Mrad} / \mathrm{s}
\end{aligned}
$$

From this we can calculate $\omega_{s}$ as

$$
\begin{aligned}
\omega_{s} & =2 s_{0} \cdot \sin \frac{\Omega_{s}}{2} \approx \\
& \approx 2 \cdot 35.4 \cdot \sin \frac{2 \pi \cdot \frac{3.093}{32 \cdot 1.104}}{2} \approx \\
& \approx 19.22 \mathrm{Mrad} / \mathrm{s}
\end{aligned}
$$



which is approximately

$$
3.059 \mathrm{MHz}
$$

(Note the deviation from the specification ...)
Now, we can use the filter tables and we find for equal load and source resistance we get $N=4$ for the Cauer filter and $N=7$ for the Butterworth filter. The structure of the ladder networks can be found in the tables and the compendia.

8 points
b) - The transformations

TheLDI transform is useful for narrow band filters and the bilinear filter for wide band filters. Using the bilinear transform in an SC filter may have a higher design complexity and overhead than using the LDI transform. The LDI transform is approximate and the bilinear transform is "exact".
The output signal from the SC filter is piecewise linear due to the sample\&hold. This will introduce a so called sinc weighting of the output spectrum. In the frequency domain the output will be attenuated by

$$
A(f)=\frac{\pi f / f_{s}}{\sin \left(\pi f / f_{s}\right)}
$$

where $f_{s}$ is the sampling frequency. For the exercise in a) we have that the attenuation of the output signal at the passband edge is as low as 1.002 or 0.01 dB . However, if the sampling frequency would be lower the sinc attenuation may very well affect the specification and choice of filter.


8 points
c) - The capacitor
I) Use a number of metal plates as a so called sandwich structure. Advantages: simplicity, linearity.
Disadvantages: Iarge chip area, fringing capacitance
II) Use special poly layers or similar for capacitors.


Advantage: linearity. Disadvantages: special process.
III) Use a transistor and the gate-channel capacitance.

Advantage: small chip area. Disadvantage: Nonlinearity


Parasitic capacitance arise for example between ground and the capacitor, particularly from the substrate. Fringing capacitance arises along the edges of the capacitor.
With parasitics we also understand the "unwanted" capacitances associated with the transistor itself, $C_{g s}, C_{g d}$, etc.

6 points
d) - The filter

To the right two examples on integrators are shown. The upper is a summing accumulator and the lower is an invering summing accumulator. Parasitic sensitivity implies that the transfer function of the circuit is dependent on parasitic capacitances in switches, transistors, etc.
The integrators shown in the figure are parasitic insensitive.
The clock phases of an SC circuit should be nonoverlapping to prevent unwanted charge sharing.

The component values, hence the capacitors, in the SC filter, should be chosen according to the principle; as many as equally large as possible. For example, choose the integration capacitors for each opamp to be equally large, etc. After that the capacitor sizes are determined by analyzing each signal path throught the filter and compare the SC filter with the signal flow graph of the leapfrog filter.
Due to the LDI transform the resistors in the outer branches have to be approximated by a resistance in parallel with a capacitor. This
 capacitor will eventually end up in parallel with capacitors $C_{1}$ and $C_{3}$ and they can be taken into account. The resistors are

approximated to be frequency independent, which is a reasonable approximation since a narrow band filter is assumed (see b).
e) - The switch

Compare with exercise 3.5. Actually, there are different answers to the first parts of this question. CFT is given by the gate-drain (or gate-source) capacitance
$C_{g s} \approx C_{o x} \cdot L \cdot W$ and the load (or sampling capacitance). In the linear region (it is a switch) we have that $C_{g s}=C_{g d}$. The induced voltage on the output node is given by

$$
\Delta V_{o u t}=V_{s w i t c h} \cdot \frac{C_{g d}}{C_{g d}+C_{1}}
$$

This induced voltage will however be most characteristic when the transistor is turning from off to on. When the transistor is on we have $V_{\text {in }}=V_{\text {out }}$. Therefore, the worst case is at the limit, $V_{\text {switch }}=V_{i n}+V_{T}$, and we have that

$$
\max \Delta V_{\text {out }}=\left(V_{i n}+V_{T}\right) \cdot \frac{C_{g d}}{C_{g d}+C_{1}}
$$

We find that for large input signal levels we have a high CFT. Tominimize the CFT we can reduce the input swing, reduce $L$ and $W$ of the switch transistor or decrease the load capacitance $C_{L}$ (which may be impossible).
The channel charge is the charge stored under the switch, which actually is what we have discussed above, hence the charge stored by the $C_{g s}$ and $C_{g d}$. When turning off the transistor, this charge has to go somewhere. Half of the charge is going to the load capacitance and half of the charge is going to the input voltage source.
To reduce the channel charge injection we can use a dummy switch transistor which works in counterphase and with half the size. Then the dummy will absorb half of the channel charge and prevent it from leaking to the load capacitor.
We also have a small induced voltage by the overlap capacitance from $C_{o v}$.
The on-resistance of the switch is found by differentiating the current formula with respect to the drain-source voltage, and we have

$$
R_{o n}=\frac{1}{\alpha \cdot\left(V_{\text {switch }}-V_{T}-V_{i n}\right)} \propto \frac{1}{V_{\text {switch }}-V_{T}-V_{i n}} \cdot \frac{L}{W}
$$

Now, we find that we reduce $R_{o n}$ by increasing the switch voltage, reducing the input signal level, increasing $W$, and reducing $L$.
The CFT (and charge injection) will stay unaffected if we change the switch voltage, it will reduce if we reduce the input signal level, increase if we increase the $W$, and reduce if we reduce the $L$. Hence, to achieve low CFT and low onresistance we try to use low signal levels and a small channel length of the transistor.
The output signal is sketched to the right. The CFT is given by the formulas above at theregions where the switch is turning on. from off.


12 points

## f) - Active components

The operational amplifier has a zero output impedance and the operational transconductance has an infinite output impedance.
The OTA can be used instead of the OP when there are capacitive loads and no resistive loads.
The transconductor is designed to be linear over a large input voltage range, the OTA does not need to be linear (it must beheld in a feedback configuration to becomelinear).


The SC filter is discrete-time and an image rejection filter is needed at its output. However, the SC filter tend to be very linear. The active-RC is appropiate for intermediate frequency filters of higher filter order and the Gm-C filter for high frequencies. Find out more about this in the filter compendium.
g) - The operational transconductance amplifier (OTA)

Output impedance is high, the output conductance is given by $g_{\text {out }}=g_{m} / g_{d s}^{2}$. The bandwidth is given by $p_{1}=g_{\text {out }} / C_{L}$ and hence very low, the gain is also high, it is given by $A_{0}=g_{m}^{2} / g_{d s}^{2}$.

- M12, M3, M4, M13, M5 are used for biasing of the OTA.
- M8-M11 are the active load for the OTA forming a wideswing mirror.
- M1 and M2 are the input driving transistors
- M6 and M7 are the transistors increasing the output impedance.
- (Assume that the mirror rates are 1 for all mirrors in the OTA).

The currents through the branches should be carefully sized.
J ohns\&Martin suggest

$$
I_{b i a s 2} \approx \frac{8}{5} \cdot I_{b i a s 1}
$$

as a design goal. However, it is obvious that $I_{\text {biass }} / 2$ has to be less than $I_{\text {bias } 1}$ due to the current subtractions at the drain of M3 and M4. The currents floating into the sources of M6 and M7 can/must be low for high gain.
The slew rate is given by

$$
S R=\frac{I_{b i a s 1}}{C_{L}}
$$

which implies that the bias currents have to be large and relatively equally large to form the "small" current through the cascode transistors.
The dominant pole is determined by the load capacitance and the output conductance. The output conductance is given by the transistors M4 M7 M9 M11, we have that the output conductance is given by

$$
g_{\text {out }} \approx \frac{g_{d s 4} \cdot g_{d s 7}}{g_{m 7}}+\frac{g_{d s 9} \cdot g_{d s 11}}{g_{m 9}}
$$

It is the $g_{m 7}$ and the capacitors associated with M4 and M7 that determine the nondominant pole.
When increasing the output impedance we also increase the gain and we should use this knowledge. to solve the question. We know that

$$
A_{0}=\frac{g_{m 1}}{g_{\text {out }}}=\frac{g_{m 1}}{\frac{g_{d s 4} \cdot g_{d s 7}}{g_{m 7}}+\frac{g_{d s 9} \cdot g_{d s 11}}{g_{m 9}}}
$$

Very roughly, this is approximately

$$
\frac{\sqrt{\frac{W_{1}}{L_{1}}} \cdot \sqrt{I_{\text {bias } 2}}}{\left(\frac{I_{\text {bias } 1}}{L_{4} \cdot \sqrt{W_{7} \cdot L_{7}}}+\frac{\Delta I_{\text {bias }}}{L_{11} \cdot \sqrt{W_{9} \cdot L_{9}}}\right) \cdot \sqrt{\Delta I_{\text {bias }}}}
$$

where

$$
\Delta I_{b i a s}=I_{b i a s 1}-\frac{I_{b i a s 2}}{2} \text { and } \lambda_{i} \propto \frac{1}{L_{i}} \cdot I_{i} \text { and } g_{m} \propto \sqrt{\frac{W}{L}} \cdot \sqrt{I}
$$

Three approaches to increase the output impedance:

- Reduce the $\Delta I_{\text {bias }}$. To small current may be hazardous since the voltage swing will be reduced.
- Increase the gains in M9 and M7 by making them larger. This will increase the parasitic capacitances and chip area.
- Add further cascodes or gain-boosting to increase output impedance. It will however reduce the voltage swing.
To increase the gain, we can increase the output impedance with the three methods above. Otherwise
- Increase the size of the input transistors. Larger capacitance and chip area.
- Increase the bias current through the transistors. This will increase the power dissipation.
h) - Noise

We have three noisy components, the two transistors and the resistor.
Reasonable approximations? Assume that only thermal noise dominates and that the resistor noise can be neglected. We also know that it is a common-gate stage, therefore the gain from the input transistor to the output is unity (source-follower). Also assume that the bulk effects can be neglected.
Since it is a source follower it is very simple to find the equivalent noise at the input for M1. The transfer function when al so using the effect of $C_{L}$ is

$$
V_{\text {out }}=\frac{V_{\text {in }}}{1+\frac{s}{g_{m 1} / C_{L}}}=\frac{V_{\text {in }}}{1+s / p_{1}} \text { where } p_{1} \text { is the dominant pole. }
$$

For M2 we have to be careful. We have to find the transfer function from the gate of M2 to the output. Use superposition and we have the formulas

$$
\begin{aligned}
& \left(g_{m 1}+g_{d s 1}+s C_{L}\right) \cdot\left(0-V_{\text {out }}\right)+g_{d s 2} \cdot\left(V_{x}-V_{\text {out }}\right)-g_{m 2} \cdot\left(V_{g 2}-V_{x}\right)=0 \\
& g_{m 2} \cdot\left(V_{g 2}-V_{x}\right)+g_{d s 2} \cdot\left(V_{\text {out }}-V_{x}\right)+G_{L} \cdot\left(0-V_{x}\right)=0
\end{aligned}
$$

We have that

$$
V_{x}=\frac{g_{m 2} \cdot V_{g 2}}{g_{m 2}+g_{d s 2}+G_{L}}+\frac{g_{d s 2} \cdot V_{\text {out }}}{g_{m 2}+g_{d s 2}+G_{L}} \approx \frac{g_{m 2} \cdot V_{g 2}}{g_{m 2}+G_{L}}+\frac{g_{d s 2} \cdot V_{\text {out }}}{g_{m 2}+G_{L}}
$$

and

$$
V_{o u t}=\frac{\left(g_{m 2}+g_{d s 2}\right) \cdot V_{x}}{g_{m 1}+g_{d s 1}+g_{d s 2}+s C_{L}}-\frac{g_{m 2} \cdot V_{g 2}}{g_{m 1}+g_{d s 1}+g_{d s 2}+s C_{L}} \approx \frac{g_{m 2} \cdot V_{x}}{g_{m 1}+s C_{L}}-\frac{g_{m 2} \cdot V_{g 2}}{g_{m 1}+s C_{L}}
$$

This gives approximately

$$
V_{o u t} \approx \frac{g_{m 2} \cdot G_{L}}{\left(g_{m 2}+G_{L}\right) \cdot g_{m 1}} \cdot \frac{1}{1+s / p_{1}} \cdot V_{g 2}
$$

Now, we can use the super formula and add the noise sources to the output:

$$
S_{\text {out }}(f)=\left|H_{1}(f)\right|^{2} \cdot S_{1}(f)+\left|H_{2}(f)\right|^{2} \cdot S_{2}(f)
$$

We want to find which amount of noise at the input transistor that would yield this noise at the output when transistor 2 is noiseless. Hence

$$
S_{\text {out }}(f)=\left(S_{1}(f)+\frac{\left|H_{2}(f)\right|^{2}}{\left|H_{1}(f)\right|^{2}} \cdot S_{2}(f)\right) \cdot\left|H_{1}(f)\right|^{2}
$$

This yields that the spectral density of the equivalent noise source at the input should be

$$
S_{e q}(f)=\frac{8 k T}{3} \cdot \frac{1}{g_{m 1}}+\frac{8 k T}{3} \cdot \frac{1}{g_{m 2}} \cdot\left(\frac{g_{m 2} \cdot G_{L}}{\left(g_{m 2}+G_{L}\right) \cdot g_{m 1}}\right)^{2}
$$

This is

$$
S_{e q}(f)=\frac{8 k T}{3} \cdot\left(1+\frac{g_{m 2} \cdot G_{L}^{2}}{\left(g_{m 2}+G_{L}\right)^{2} \cdot g_{m 1}}\right) \cdot \frac{1}{g_{m 1}}
$$

or

$$
S_{e q}(f)=\frac{8 k T}{3} \cdot \frac{1}{g_{m 1}} \cdot\left(1+\frac{g_{m 2} / g_{m 1}}{\left(1+g_{m 2} \cdot R_{L}\right)^{2}}\right)
$$

Assume that $R_{L}$ and $C_{L}$ are fixed and the parameters to change are $g_{m 2}$ and $g_{m 1}$. Roughly (and inaccurate), we have that we can reduce the equivalent noise at the input by increasing $g_{m 1}$ to its double. This is done by increasing its aspect ratio 4 times or the current floating through it 4 times. If weincrease the current we will also affect the $g_{m 2}$.

The total noise power at the output is easily found by using the fact that the transfer function at DC is unity and we can use the noise bandwidth factor $p_{1} / 4$ to simplify the integral. Hence

$$
P_{t o t}=\frac{8 k T}{3} \cdot \frac{1}{g_{m 1}} \cdot\left(1+\frac{g_{m 2} / g_{m 1}}{\left(1+g_{m 2} \cdot R_{L}\right)^{2}}\right) \cdot \frac{g_{m 1} / C_{L}}{4}=\frac{2}{3} \cdot \frac{k T}{C_{L}} \cdot\left(1+\frac{g_{m 2} / g_{m 1}}{\left(1+g_{m 2} \cdot R_{L}\right)^{2}}\right)
$$

The same considerations to decrease the noise power at the output as for the equivalent noise at the input can be made.

