## Written Test <br> TSTE80, Analog and Discrete-time Integrated Circuits

| Date: | August 21, 2000 |
| :---: | :---: |
| Time: | 14-18 |
| Place: | Garnisonen |
| Max. no of points: | 70; <br> 50 from written test, <br> 15 for project and 5 for oral test. |
| Grades: | 30 for 3, 42 for 4, and 56 for 5. |
| Allowed material: | No laptops. Notext books, such as J ohns \& Martin "Analog Integrated Circuit Design". No dedicated compendia, such as Eriksson "Aktiva RC-filter och SCfilter". Pocket calculators are allowed. Written material, tables, downloaded web-material, etc., are allowed. |
| Examiner: | Lars Wanhammar |
| Responsible teacher: | J. J acob Wikner. Tel.: 0705915938 |
| Correct (?) solutions: | Solutions and results will be displayed in Sept. 2000. |

## Good Luck!

## Instructions

The CMOS transistor operation regions, small signal parameters, and noise characteristics are found on the last page of this test.

Generally, do not just answer yes or no on a brief question. You always have to answer with figures, formulas, etc., otherwise no or fewer points will be given.

Basically, there are few numerical answers to be given in this test.
You may answer in Swedish, German, or English.

## Exercises - "Favorit i repris"

## 1. CMOS Building Blocks

Consider the CMOS building block in Figure 1. This is a gain-boosting circuit and from the name we obviously understand that the gain is increased. The current sources have an infinite output resistance.
a) Express the small-signal gain from the input to the output ( $V_{\text {in }}$ to $V_{\text {out }}$ ) as a function of the bias currents, transistor sizes and process parameters. (3p.)
b) Consider the gate-source capacitances on M2 and M3 (assume that they are equally large). Use relevant design parameters to determine at which frequencies the gainboosting no longer will increase the gain? (7p.)


Figure 1 Gain-boosting circuit.

## 2. Operational Amplifier

Assume we have a single-stage symmetric OP with CMOS input transistors as illustrated in Figure2 (a). Further assume that the OP can be connected as the buffer in Figure 2 (b). Notice that there is no external load capacitance. All channel lengths are equal and all bulks are connected to the corresponding sources.
a) Assume that there is a matching error on transistor M 2 , hence $W_{2}=W_{1}+\Delta W$. How large input offset voltage would this correspond to? (Do not forget the sign.) (4p.)
b) What is required for linear settling in the configuration in Figure 2 (b)? Motivate your answer and use relevant design parameters! (6p.)

(b)


Figure 2 (a) CMOS operational amplifier and (b) in a buffer configuration.

## 3. Noise

Consider the common-source in Figure 3. Only consider thermal noise from each transistor but also the noise sources on the bulks of the transistors. The bulk noise sources have a noise spectral density given by $S_{b n i}(f)=S_{0}$. The load is capacitive.
a) Derive the total output noise power. (4p.)
b) Use relevant circuit parameters to motivate how you should minimize the output noise power and how this affects the gain and bandwidth of the circuit. (6p.)


Figure 3 Noisy common-source circuit.

## 4. Switched Capacitor

Consider the switched-capacitor circuit in Figure 4. Assume that the operational transconductance amplifier suffers from an input offset voltage determined by matching errors and that it has a transfer function given by

$$
A(s)=\frac{A_{0}}{1+s / p_{1}}=\frac{g_{m} / g_{\text {out }}}{1+\frac{s}{g_{\text {out }} / C_{\text {out }}}}
$$

where $g_{\text {out }}$ is the output conductance, $g_{m}$ is the transconductance and $C_{\text {out }}$ is the capacitance associated with the output of the amplifier. This capacitance may very well vary between the different clock phases. To simplify your formulas, assume that $C_{0}=C_{1}=C_{2}=C$.
a) Find the static transfer function of the SC circuit and assume that the clock period is long. How does the finite DC gain and input offset voltage affect the result? (6p.)
b) Roughly find the settling time constant for each clock phase. F or which phase is the settling time longest? Neglect the influence of the switches. How will the transfer function be affected by the limited allowed time for the signal to settle? (4p.)


Figure 4 Switched-capacitor circuit.

## 5. Surprise-Switched-current circuit

Consider the switched-current (SI) circuit in Figure 5. Transistors M1, M3, and M4 are all equally large. The width of transistor M 2 is $\alpha$ times less than the width of M 1 . $\phi_{2}$ is the inverse clock phase of $\phi_{1}$. The switch controlled by $\phi_{3}$ is used to clear the system, in our case we will assume that the switch is closed (leading current) all the time. Further assume that the figure below shows the situation at $t$ and that $i_{\text {in }}(t)=i_{\text {in }}(t+\tau)$, where $\tau$ is half the update period.
a) Find the transfer function of the circuit. Describe how the $\alpha$ affects the transfer function (4p.)
b) Discuss three performance limiting factors and how they appear in the output signal? (N otice that some of these factors apply for analog circuits in general). ( 6 p .)


Figure 5 Switched-current circuit.

## Transistor formulas and noise

## CMOS transistors

## Current formulas and operating regions

Cut-off:

$$
V_{G S}<V_{T} \quad I_{D} \approx 0
$$

Linear:

$$
V_{G S}-V_{T}>V_{D S}>0 \quad I_{D} \approx \frac{\mu_{0} C_{o x}}{2} \cdot \frac{W}{L} \cdot\left(2\left(V_{G S}-V_{T}\right)-V_{D S}\right) \cdot V_{D S}
$$

Saturation:

$$
0<V_{G S}-V_{T}<V_{D S} \quad I_{D} \approx \frac{\mu_{0} C_{o x}}{2} \cdot \frac{W}{L} \cdot\left(V_{G S}-V_{T}\right)^{2} \cdot\left(1+\lambda V_{D S}\right)
$$

## Small-signal parameters

Linear region:

$$
g_{m} \approx \mu_{0} C_{o x} \cdot \frac{W}{L} \cdot V_{D S} \quad g_{d s} \approx \mu_{0} C_{o x} \cdot \frac{W}{L} \cdot\left(V_{G}-V_{T}-V_{D}\right)
$$

Saturation region:

$$
g_{m}=\frac{d I_{D}}{d V_{G S}}=\sqrt{2 \mu_{0} C_{o x} \frac{W}{L} I_{D}} \quad g_{d s}=\frac{d I_{D}}{d V_{D S}} \approx \lambda I_{D}
$$

## MOS transistor noise

## Thermal noise

The thermal noise spectral density at the gate is $\frac{\overline{v^{2}}}{\Delta f}=\frac{8 k T}{3} \cdot \frac{1}{g_{m}}$

## Flicker noise

The flicker noise spectral density at the gate is $\frac{\overline{v^{2}}}{\Delta f}=\frac{K}{W L C_{o x} f}$

## Parasitics

In the saturation region, the parasitic capacitances on the MOS transistor are approximately given by

$$
C_{g s} \approx \frac{2}{3} \cdot W \cdot\left(L+\frac{3}{2} \cdot L_{o v}\right) \cdot C_{o x}, C_{g d} \approx W L_{o v} \cdot C_{o x}
$$

