## Written Test TSTE80, Analog and Discrete-time Integrated Circuits

Date J anuary 18, 2000
Time: 9-13
Place: T2
Max. no of points: 100;
80 from written test,
15 for project, and 5 for oral test.
Grades: $\quad 36$ for 3,52 for 4 , and 68 for 5.
Allowed material: Tables as "Physics Handbook", "Beta", "TeF yMa", "Digitala Kretsar - F ormula", etc., are allowed but no text books as for exampleJ ohns \& Martin "Analog Integrated Circuit Design". Pocket calculators are (of course) allowed but no laptops or similar.

Examiner: Lars Wanhammar.
Responsible teacher: J.J acob Wikner.
Tel.: 070-591 5938.
Correct (?) solutions: Solutions and results will be displayed J anuary 28 in House B, entrance 29, 2nd floor and on the Internet.

## Student's Instructions

The CMOS transistor operation regions, small signal parameters, and noise characteristics are found on the last page of this test.

Generally, do not just answer yes or no on a short question. You always have to answer with figures, formulas, etc., otherwise no or fewer points will be given.

Basically, there are few numerical answers to be given in this test.
You may write down your answers in Swedish, German, or English.

## Exercise

We want to design a filter, for example a switched-capacitor (SC) filter, and therefore we have to investigate all building blocks of the filter. Consider the exam as a small project assignment where you have to investigate all the details of your design.
a) - The filter specification

We want to design an SC filter for a wideband communication application (ADSL). The specification on the lower frequencies of the output signal at the SC filter output is shown in Figure 1. The sample frequency of the SC filter is chosen to be $16 \cdot 2.204 \approx 35 \mathrm{MHz}$. Use the LDI transform and find from tables the required filter order for Butterworth and Cauer filters. Give the cut-off frequencies and attenuation levels that you find. Also sketch the ladder networks and the intermediate stages of your solution.


Figure 1 Filter specification.
b) - The transformations

What are the advantages and disadvantages with the LDI and bilinear transforms?
Ellaborate on sinc weighting of the signal spectrum. How does it affect the signal? How large is the sinc attenuation at the passband edge for the filter in a )?

## c) - The capacitor

Give three different approaches to implement on-chip capacitors. State the advantages and disadvantages with each approach.
Explain "parasitic capacitance" and "fringing capacitance".
d) - The filter

First give an example of an SC integrator suitable for filter implementations. Sketch the clock phases needed. What is specific for the clock phases of an SC circuit in general? What does "parasitic insensitive" mean? Is the integrator you have chosen insensitive to parasitics?
Now assume that we use the LDI transform and we want to implement a 3rd order Cauer filter with a structure shown in Figure 2.


Figure 2 Ladder network for the 3rd order Cauer filter.

Draw a single-ended SC realization of the filter. Be careful with the positions of the switches. Explain how you should choose the component values (capacitor sizes).
Explain (and motivate) theapproximations that occur in thefilter due to the LDI transform (compare this with what you have written in b, ...)
e) - The switch

Consider a sampling circuit using an NMOS transistor switch as shown in Figure 3.


Figure 3 Sampling circuit.
Explain the concept of Clock feedthrough (CFT). What should you do to minimize the CFT?
What is the channel charge and what can be done to reduce the influence of the channel charge injection?
How large is the on-resistance of the switch? What should you do to reduce the on-resistance and how does this affect the CFT and channel charge injection?
Let the input signal be given by a sinusoid as

$$
V_{i n}(t)=2.5 \cdot\left(1+\sin \left(2 \pi \cdot f_{0} \cdot t\right)\right)
$$

The switch signal, $V_{\text {switch }}(t)$, is given by a pulse signal that has a duty cycle of $50 \%$, a frequency of $7 \cdot f_{0}$, and is changing from 0 to 5 V with a rise and fall time of $t_{r f}=1 /\left(21 \cdot f_{0}\right)$. Sketch (Sw. "Skissera") the output signal and determine the CFT.
f) - Active components

What is the difference between an operational transconductance amplifier (OTA) and an operational amplifier (OP)? When can you use an OTA instead of an OP? F or example, why can you use an OTA in an SC filter?
What is the difference between an active transconductor $(\mathrm{Gm})$ and an operational transconductance amplifier (OTA)? When can you use an OTA instead of a Gm?
Sketch the typical transfer characteristics (gain and phase) of the amplifiers when assuming two-pol e systems. Denote dominant poles, DC gain, phase margin, unity-gain bandwidth.
When should you choose an SC filter? When should you choose an active-RC filter? When should you choose an Gm-C filter?
g) - The operational transconductance amplifier (OTA)

Describe the typical properties of the folded-cascode OTA shown in Figure 4 , such as typical output impedance, bandwidth, gain, etc. What functions


Figure 4 Folded-Cascode OTA.
do the individual transistors have?
How should you size the currents through the branches ( $I_{\text {bias } 1}$ and $I_{\text {bias2 }}$ ) of the OTA for high gain and high slew rate?
What (transistors, etc.) determines the dominant pole and what determines the non-dominant pole?
Give three different approaches to increase the gain of the OTA in Figure 4.
State the advantages and disadvantages with each approach.
Give three different approaches to increase the output impedance of the OTA in Figure 4. State the advantages and disadvantages with each approach.
h) - Noise

Consider the circuit in Figure 5 a). Assume that both transistors are noisy.


Figure 5 a) CMOS circuit and b) equivalent noise at the input.
Use reasonable approximation, i.e. which noise sources are dominating?
What is the equivalent noise at the input, i.e., find an equivalent noise source at the input as illustrated in Figure 5 b).
Give some examples on how you can reduce the equivalent noise at the input by $50 \%$. Ellaborate on which parameters that actually are possible to change?
What is the total noise power at the output?
Give some examples on how you can reduce the total noise power at the output by $50 \%$. Ellaborate on which parameters that actually are possible to change?

## Transistor formulas and noise

## CMOS transistors

## Current formulas and operating regions

Cut-off:

$$
V_{G S}<V_{T}
$$

$$
I_{D} \approx 0
$$

Linear:

$$
V_{G S}-V_{T}>V_{D S}>0 \quad I_{D} \approx \frac{\mu_{0} C_{o x}}{2} \cdot \frac{W}{L} \cdot\left(2\left(V_{G S}-V_{T}\right)-V_{D S}\right) \cdot V_{D S}
$$

Saturation:

$$
0<V_{G S}-V_{T}<V_{D S} \quad I_{D} \approx \frac{\mu_{0} C_{o x}}{2} \cdot \frac{W}{L} \cdot\left(V_{G S}-V_{T}\right)^{2} \cdot\left(1+\lambda V_{D S}\right)
$$

## Small-signal parameters

Linear region:

$$
g_{m} \approx \mu_{0} C_{o x} \cdot \frac{W}{L} \cdot V_{D S} \quad g_{d s} \approx \mu_{0} C_{o x} \cdot \frac{W}{L} \cdot\left(V_{G}-V_{T}-V_{D}\right)
$$

Saturation region:

$$
g_{m}=\frac{d I_{D}}{d V_{G S}}=\sqrt{\mu_{0} C_{o x} \frac{W}{L} I_{D}} \quad g_{d s}=\frac{d I_{D}}{d V_{D S}} \approx \lambda I_{D}
$$

## Circuit noise

Thermal noise
The thermal noise spectral density at the gate of a CMOS transistor is

$$
\frac{\overline{v^{2}}}{\Delta f}=\frac{8 k T}{3} \cdot \frac{1}{g_{m}}
$$

## Flicker noise

The flicker noise spectral density at the gate of a CMOS transistor is

$$
\frac{\overline{v^{2}}}{\Delta f}=\frac{K}{W L C_{o x} f}
$$

