Written Test TSTE08 and TSTE80, Analog and Discrete-time Integrated Circuits

Date:	March 13, 2008
Time:	14-18
Place:	TER2
Max.no. of points:	25
Grades:	10p for 3, 15p for 4, and 20p for 5.
Allowed material:	All types of calcuclators except laptops. All types of official tables and handbooks. Textbooks: Johns & Martin: Analog Integrated Circuit Design. Razavi: Design of Analog CMOS Integrated Circuits. Sedra&Smith: Microelectronic Circuits. Dictionaries.
Examiner:	Sune Söderkvist
Responsible teacher:	Sune Söderkvist. Tel.: 281355.
Corrrect (?) solutions:	Solutions and results will be displayed in House B, entrance 25-27, ground floor. Solutions also will be on the webb home page.

Graded exams are returned on examinator's office times, tuesdays and fridays at 11.00-13.00, during week no. 14 and 15.

Students instructions

- The CMOS transistor operation regions, small-signal parameters, and noise characteristics are found on the last page of this exam.
- Generally, do not just answer yes or no to a short question. You always have to answer with figures, formulas etc., otherwise no or fewer points will be given.
- You may write down your answers in Swedish or English.

Good Luck!

Exercise 1.

Determine the width-over-length ratios of transistors M1 and M2 in the common drain circuit in **Figure 1**.

 $V_{in,DC} = 3$ V, $V_{out,DC} = 1.5$ V, $V_{bias} = 1$ V, $V_{DD} = 3$ V and the current through both transistors are I = 20 nA.

Do not neglect the channel-length modulation nor the body effect.

Constants: $V_{t0} = 0.5$ V, $\mu_0 C_{ox} = 20$ nA/V², $\lambda = 0.03$ V⁻¹, $\gamma = 0.6$ V^{1/2} and $\phi_F = 0.4$ V. (5p)



Figure 1: Simple gain-stages.

Exercise 2.

In this example we are interested in the output swing, and we will *not* neglect the channel length modulation. Your task is first to show that, for transistor M1 in the current mirror

shown in **Figure 2**, $V_{GS1} = \sqrt{\frac{I_{in}}{\alpha_1(1+\lambda V_{t1})}} + V_{t1}$, then to determine the minimum output

voltage V_{out} .

The transistors **M3** and **M4** are at the limit of saturation.

Express V_{out} in terms of currents through the transistors and in design parameters $\alpha_i i = 1, 2, 3, 4, 5, 6$. (Of course constants λ and V_{ti} , i = 1, 2, 3, 4, 5, 6 also may be included in the expression for V_{out} .) (5p)



Figure 2: A wide swing current mirror.

Hint: There are more than one possible path from ground to the output node.

Exercise 3.

- a) Sketch a small signal equivalent circuit for the cascode stage in **Figure 3**. (2p)
- b) Determine the transfer function $H(s) = V_{out}(s)/V_{in}(s)$ if the parameters of the transistors are g_{m1} , g_{ds1} and g_{m2} , g_{ds2} , respectively. The bulk effect can be neglected. (2p)
- c) Determine, from the result in b), an approximation for H(s) assuming that $g_{m2} >> g_{ds2}$. From this approximation determine the DC-gain and the unity gain frequency. (1p)



Figure 3: A cascode stage.

Exercise 4.

Figure 4 (see below and next page) describes the different steps in design of a SC-filter. The task for you is to complete the figures with text and to shortly explain different steps. Putting up equations that gives the leapfrog-realization, show how the -1 propagation works and so on. In the last figure you also have to complete the drawing. I.e. introduce switches in their correct modes. (For your convenience three different types of summators, including expressions for V_{out} , are enclosed on page 7.)

Your final task is to give expressions for capacitor ratios $\frac{C_4}{C_7}$, $\frac{C_5}{C_7}$ and $\frac{C_6}{C_7}$ by putting up expressions for $V_I(z)$ and $V'_I(z)$ and identify coefficients. (5p)

You may remove these pages, including figure 4, and use them in your solution.

Ladder-filter. 3:d order:



LDI-transformation:





SC-filter-implementation:



Figure 4: Design of SC-filter.

SUMMATORS

Integrator, summing and non-inverting. Phase 1: Integrator, summing and non-inverting. Phase 2:



Integrator, summing and inverting. Phase 1:

Integrator, summing and inverting. Phase 2:



Integrator, differens-counting. Phase 1:

Integrator, differens-counting. Phase 2:



Figure 5: Summators.

Exercise 5.

The inverting amplifier in **Figure 6a** is used in an application where low noise is of major importance. Hence, a low noise design of the amplifier is required. In this exercise, only the thermal noise in the op.amp. is considered. The gain of the op.amp. $A = g_{m1}/g_{out} = g_{m1}/(g_{ds2} + g_{ds4})$. Further, the ratio between R_2 and R_1 is $R_2/R_1 = a$.



Figure 6: a) A noisy inverting op.amp. b) The principal schematic of the op.amp.

a) Assume that the resistors do not generate any thermal noise while the op.amp. has an equivalent voltage input noise spectral density of

$$S_{in,opamp} = \frac{16kT}{3} \frac{1}{g_{m1}} \left(1 + \frac{g_{m4}}{g_{m1}} \right)$$

where the number in the index refers to the op.amp. implementation in **Figure 6b**. Compute the equivalent output noise spectral density for the circuit in **Figure 6a** caused by the noisy amplifier. (4p)

b) State one approach to decrease the equivalent output noise spectral density of the circuit in Figure 6a caused by the operational amplifier. How does this impact the DC gain of the open loop amplifier? (1p)

Transistor formulas and noise

1 CMOS transistors

Current and threshold voltage formulas and operating regions for an NMOS transistor

Small-signal parameters

Linear: $g_m \approx 2\alpha V_{DS}$ $g_{ds} \approx 2\alpha (V_{GS} - V_t - V_{DS})$ Saturation: $g_m \approx 2\sqrt{\alpha I_D}$ $g_{ds} \approx \lambda I_D$

Constants:
$$\alpha = \frac{1}{2}\mu_{0n}C_{ox}\frac{W}{L}$$
 $\lambda = \sqrt{\frac{K_s\epsilon_0}{2qN_A\phi_0}}\cdot\frac{1}{L}$ $\gamma = \frac{\sqrt{2qN_AK_s\epsilon_0}}{C_{ox}}$

2 Circuit noise

Thermal noise in CMOS transistors

The thermal noise spectral density at the gate of a CMOS transistor is

$$R(f) = V^2(f) = \frac{8kT}{3} \cdot \frac{1}{g_m}$$

Thermal noise in resistors

The thermal noise spectral density of a resistor is modeled as a parallel noise current source

$$R(f) = I^2(f) = \frac{4kT}{R}$$

Flicker noise in CMOS transistors

The flicker noise spectral density at the gate of a CMOS transistor is

$$R(f) = V^2(f) = \frac{K}{WLC_{ox}f}$$

Noise at the output:

$$R_{out}(f) = \sum_{k} |H_k(f)|^2 R_{in,k}(f)$$
$$P_{out,noise} = \int_0^\infty R_{out}(f) df$$